no-OS
Classes | Macros | Enumerations | Variables
irq_extra.h File Reference

Header file of IRQ driver for ADuCM302x. More...

#include <drivers/xint/adi_xint.h>
#include <stdbool.h>
#include <stdint.h>
#include "irq.h"
Include dependency graph for irq_extra.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes

struct  rtc_irq_config
 RTC interrupt configuration routine. More...
 
struct  gpio_irq_config
 GPIO group interrupt configuration routine. More...
 
union  irq_config
 Configuration for the callback. More...
 
struct  aducm_irq_ctrl_desc
 Stores specific platform parameters. More...
 

Macros

#define NB_INTERRUPTS   8u
 
#define RTC_COUNT_INT   ADI_RTC_COUNT_INT
 
#define RTC_COUNT_ROLLOVER_INT   ADI_RTC_COUNT_ROLLOVER_INT
 

Enumerations

enum  irq_id {
  ADUCM_EXTERNAL_INT0_ID,
  ADUCM_EXTERNAL_INT1_ID,
  ADUCM_EXTERNAL_INT2_ID,
  ADUCM_EXTERNAL_INT3_ID,
  ADUCM_UART_INT_ID,
  ADUCM_RTC_INT_ID,
  ADUCM_GPIO_A_INT_ID,
  ADUCM_GPIO_B_INT_ID
}
 Interrupts IDs supported by the irq driver. More...
 
enum  irq_mode {
  IRQ_RISING_EDGE = ADI_XINT_IRQ_RISING_EDGE,
  IRQ_FALLING_EDGE = ADI_XINT_IRQ_FALLING_EDGE,
  IRQ_EITHER_EDGE = ADI_XINT_IRQ_EITHER_EDGE,
  IRQ_HIGH_LEVEL = ADI_XINT_IRQ_HIGH_LEVEL,
  IRQ_LOW_LEVEL = ADI_XINT_IRQ_LOW_LEVEL
}
 Trigger condition for the external interrupt. More...
 
enum  gpio_irq_mode {
  GPIO_GROUP_NEGATIVE_EDGE,
  GPIO_GROUP_POSITIVE_EDGE
}
 Interrupt conditions for GPIO group interrupts. More...
 

Variables

const struct irq_platform_ops aducm_irq_ops
 ADuCM3029 specific IRQ platform ops structure. More...
 

Detailed Description

Header file of IRQ driver for ADuCM302x.

Author
Mihail Chindris (mihai.nosp@m.l.ch.nosp@m.indri.nosp@m.s@an.nosp@m.alog..nosp@m.com)

Copyright 2019(c) Analog Devices, Inc.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ NB_INTERRUPTS

#define NB_INTERRUPTS   8u

Number of available interrupts

◆ RTC_COUNT_INT

#define RTC_COUNT_INT   ADI_RTC_COUNT_INT

RTC interrupt defines

◆ RTC_COUNT_ROLLOVER_INT

#define RTC_COUNT_ROLLOVER_INT   ADI_RTC_COUNT_ROLLOVER_INT

Enumeration Type Documentation

◆ gpio_irq_mode

Interrupt conditions for GPIO group interrupts.

Enumerator
GPIO_GROUP_NEGATIVE_EDGE 

Falling edge

GPIO_GROUP_POSITIVE_EDGE 

Rising edge

◆ irq_id

enum irq_id

Interrupts IDs supported by the irq driver.

Enumerator
ADUCM_EXTERNAL_INT0_ID 

External interrupt 0, on GPIO 15

ADUCM_EXTERNAL_INT1_ID 

External interrupt 0, on GPIO 16

ADUCM_EXTERNAL_INT2_ID 

External interrupt 0, on GPIO 13

ADUCM_EXTERNAL_INT3_ID 

External interrupt 0, on GPIO 33

ADUCM_UART_INT_ID 

UART interrupt ID

ADUCM_RTC_INT_ID 

RTC interrupt ID

ADUCM_GPIO_A_INT_ID 

GPIO group A interrupt ID

ADUCM_GPIO_B_INT_ID 

GPIO group B interrupt ID

◆ irq_mode

enum irq_mode

Trigger condition for the external interrupt.

Enumerator
IRQ_RISING_EDGE 

Rising edge

IRQ_FALLING_EDGE 

Falling edge

IRQ_EITHER_EDGE 

Either edge

IRQ_HIGH_LEVEL 

High level

IRQ_LOW_LEVEL 

Low level

Variable Documentation

◆ aducm_irq_ops

const struct irq_platform_ops aducm_irq_ops

ADuCM3029 specific IRQ platform ops structure.

ADuCM3029 specific IRQ platform ops structure.