no-OS
Macros | Functions
altera_a10_atx_pll.c File Reference

Driver for the Altera ATX PLL dynamic reconfiguration. More...

#include <limits.h>
#include "no_os_util.h"
#include "altera_a10_atx_pll.h"
Include dependency graph for altera_a10_atx_pll.c:

Macros

#define A10_ATX_PLL_PFD_MIN   61440 /* 61.44 Mhz */
 
#define A10_ATX_PLL_PFD_MAX   800000 /* 800.00 Mhz */
 
#define A10_ATX_PLL_VCO_MIN   7200000 /* 7.20 GHz */
 
#define A10_ATX_PLL_VCO_MAX   14400000 /* 14.40 GHz */
 

Functions

int32_t altera_a10_atx_pll_round_rate (struct adxcvr *xcvr, uint32_t rate_khz)
 altera_a10_atx_pll_round_rate More...
 
int32_t altera_a10_atx_pll_set_rate (struct adxcvr *xcvr, uint32_t rate_khz)
 altera_a10_atx_pll_set_rate More...
 
uint32_t altera_a10_atx_pll_recalc_rate (struct adxcvr *xcvr)
 altera_a10_atx_pll_recalc_rate More...
 

Detailed Description

Driver for the Altera ATX PLL dynamic reconfiguration.

Author
DBogdan (drago.nosp@m.s.bo.nosp@m.gdan@.nosp@m.anal.nosp@m.og.co.nosp@m.m)

Copyright 2018(c) Analog Devices, Inc.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ A10_ATX_PLL_PFD_MAX

#define A10_ATX_PLL_PFD_MAX   800000 /* 800.00 Mhz */

◆ A10_ATX_PLL_PFD_MIN

#define A10_ATX_PLL_PFD_MIN   61440 /* 61.44 Mhz */

◆ A10_ATX_PLL_VCO_MAX

#define A10_ATX_PLL_VCO_MAX   14400000 /* 14.40 GHz */

◆ A10_ATX_PLL_VCO_MIN

#define A10_ATX_PLL_VCO_MIN   7200000 /* 7.20 GHz */

Function Documentation

◆ altera_a10_atx_pll_recalc_rate()

uint32_t altera_a10_atx_pll_recalc_rate ( struct adxcvr xcvr)

altera_a10_atx_pll_recalc_rate

Here is the caller graph for this function:

◆ altera_a10_atx_pll_round_rate()

int32_t altera_a10_atx_pll_round_rate ( struct adxcvr xcvr,
uint32_t  rate_khz 
)

altera_a10_atx_pll_round_rate

Here is the caller graph for this function:

◆ altera_a10_atx_pll_set_rate()

int32_t altera_a10_atx_pll_set_rate ( struct adxcvr xcvr,
uint32_t  rate_khz 
)

altera_a10_atx_pll_set_rate

Here is the caller graph for this function: