Go to the documentation of this file.
39 #ifndef __PARAMETERS_H__
40 #define __PARAMETERS_H__
42 #ifdef XILINX_PLATFORM
46 #include <xparameters.h>
51 #ifdef _XPARAMETERS_PS_H_
52 #define UART_BAUDRATE 921600
53 #define SYSID_BASEADDR XPAR_AXI_SYSID_0_BASEADDR
55 #define UART_BAUDRATE 115200
57 #ifdef XPAR_AXI_AD9361_0_BASEADDR
58 #define AD9361_RX_0_BASEADDR XPAR_AXI_AD9361_0_BASEADDR
59 #define AD9361_TX_0_BASEADDR XPAR_AXI_AD9361_0_BASEADDR + 0x4000
61 #define AD9361_RX_0_BASEADDR XPAR_AXI_AD9361_BASEADDR
62 #define AD9361_TX_0_BASEADDR XPAR_AXI_AD9361_BASEADDR + 0x4000
64 #ifdef XPAR_AXI_AD9361_1_BASEADDR
65 #define AD9361_RX_1_BASEADDR XPAR_AXI_AD9361_1_BASEADDR
66 #define AD9361_TX_1_BASEADDR XPAR_AXI_AD9361_1_BASEADDR + 0x4000
68 #ifdef XPAR_AXI_AD9361_0_BASEADDR
69 #define AD9361_RX_1_BASEADDR XPAR_AXI_AD9361_0_BASEADDR
70 #define AD9361_TX_1_BASEADDR XPAR_AXI_AD9361_0_BASEADDR + 0x4000
72 #define AD9361_RX_1_BASEADDR XPAR_AXI_AD9361_BASEADDR
73 #define AD9361_TX_1_BASEADDR XPAR_AXI_AD9361_BASEADDR + 0x4000
76 #ifdef XPAR_AXI_DMAC_0_BASEADDR
77 #define CF_AD9361_RX_DMA_BASEADDR XPAR_AXI_DMAC_0_BASEADDR
79 #define CF_AD9361_RX_DMA_BASEADDR XPAR_AXI_AD9361_ADC_DMA_BASEADDR
81 #ifdef XPAR_AXI_DMAC_1_BASEADDR
82 #define CF_AD9361_TX_DMA_BASEADDR XPAR_AXI_DMAC_1_BASEADDR
84 #define CF_AD9361_TX_DMA_BASEADDR XPAR_AXI_AD9361_DAC_DMA_BASEADDR
86 #ifdef _XPARAMETERS_PS_H_
87 #define ADC_DDR_BASEADDR XPAR_DDR_MEM_BASEADDR + 0x800000
88 #define DAC_DDR_BASEADDR XPAR_DDR_MEM_BASEADDR + 0xA000000
90 #define UART_DEVICE_ID XPAR_XUARTPS_0_DEVICE_ID
91 #define INTC_DEVICE_ID XPAR_SCUGIC_SINGLE_DEVICE_ID
93 #ifdef XPS_BOARD_ZCU102
94 #define GPIO_DEVICE_ID XPAR_PSU_GPIO_0_DEVICE_ID
96 #define GPIO_RESET_PIN 130
97 #define GPIO_SYNC_PIN 129
98 #define GPIO_RESET_PIN_2 143
99 #define GPIO_CAL_SW1_PIN 137
100 #define GPIO_CAL_SW2_PIN 138
102 #define GPIO_RESET_PIN 124
103 #define GPIO_SYNC_PIN 123
104 #define GPIO_RESET_PIN_2 113
105 #define GPIO_CAL_SW1_PIN 107
106 #define GPIO_CAL_SW2_PIN 108
108 #define GPIO_ENABLE_PIN 125
109 #define GPIO_TXNRX_PIN 126
110 #define SPI_DEVICE_ID XPAR_PSU_SPI_0_DEVICE_ID
111 #define UART_IRQ_ID XPAR_XUARTPS_0_INTR
113 #define GPIO_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
114 #define GPIO_RESET_PIN 100
115 #define GPIO_SYNC_PIN 99
116 #define GPIO_RESET_PIN_2 113
117 #define GPIO_CAL_SW1_PIN 107
118 #define GPIO_CAL_SW2_PIN 108
119 #define GPIO_ENABLE_PIN 101
120 #define GPIO_TXNRX_PIN 102
121 #define SPI_DEVICE_ID XPAR_PS7_SPI_0_DEVICE_ID
122 #define UART_IRQ_ID XPAR_XUARTPS_1_INTR
124 #define GPIO_RESET_PIN_ZC702 84
125 #define GPIO_RESET_PIN_ZC706 83
126 #define GPIO_RESET_PIN_ZED 100
127 #define GPIO_CTL0_PIN 94
128 #define GPIO_CTL1_PIN 95
129 #define GPIO_CTL2_PIN 96
130 #define GPIO_CTL3_PIN 97
133 #ifdef XPAR_DDR3_SDRAM_S_AXI_BASEADDR
134 #define ADC_DDR_BASEADDR XPAR_DDR3_SDRAM_S_AXI_BASEADDR + 0x800000
135 #define DAC_DDR_BASEADDR XPAR_DDR3_SDRAM_S_AXI_BASEADDR + 0xA000000
137 #if defined(XPAR_AXI_DDR_CNTRL_BASEADDR)
138 #define ADC_DDR_BASEADDR XPAR_AXI_DDR_CNTRL_BASEADDR + 0x800000
139 #define DAC_DDR_BASEADDR XPAR_AXI_DDR_CNTRL_BASEADDR + 0xA000000
141 #define ADC_DDR_BASEADDR XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0x800000
142 #define DAC_DDR_BASEADDR XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0xA000000
146 #define UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID
147 #define INTC_DEVICE_ID XPAR_INTC_SINGLE_DEVICE_ID
148 #define UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR
150 #define GPIO_DEVICE_ID 0
151 #define GPIO_RESET_PIN 46
152 #ifdef XPAR_AXI_SPI_0_DEVICE_ID
153 #define SPI_DEVICE_ID XPAR_AXI_SPI_0_DEVICE_ID
155 #define SPI_DEVICE_ID XPAR_SPI_0_DEVICE_ID
162 #define RX_CORE_BASEADDR AD9361_RX_0_BASEADDR
163 #define TX_CORE_BASEADDR AD9361_TX_0_BASEADDR
166 #define DAC_BUFFER_SAMPLES 1024
167 #define ADC_BUFFER_SAMPLES 16384
168 #define ADC_CHANNELS 4
170 #if defined LINUX_PLATFORM || defined GENERIC_PLATFORM
171 #define RX_CORE_BASEADDR 0
172 #define TX_CORE_BASEADDR 1
173 #define CF_AD9361_RX_DMA_BASEADDR 2
174 #define CF_AD9361_TX_DMA_BASEADDR 3
176 #define SPI_DEVICE_ID 0
179 #define MAX_SIZE_BASE_ADDR 0x1000
181 #define DAC_DDR_BASEADDR ((uintptr_t)out_buff)
182 #define ADC_DDR_BASEADDR ((uintptr_t)in_buff)
184 #define GPIO_RESET_PIN 1006
190 #define AD9361_DAC_DMA_IRQ_INTR 88
191 #define AD9361_ADC_DMA_IRQ_INTR 89
193 #define AD9361_DAC_DMA_IRQ_INTR XPAR_FABRIC_AXI_AD9361_DAC_DMA_IRQ_INTR
194 #define AD9361_ADC_DMA_IRQ_INTR XPAR_FABRIC_AXI_AD9361_ADC_DMA_IRQ_INTR
197 #endif // __PARAMETERS_H__