adf4156.h

Go to the documentation of this file.

/***************************************************************************/
#ifndef _ADF4156_H_
#define _ADF4156_H_
 
#include <stdint.h>
#include "no_os_gpio.h"
#include "no_os_spi.h"
 
/* FRAC/INT Register R0 */
/* MUXOUT Control */
#define ADF4156_MUXOUT_Z            (0x00 << 27)
#define ADF4156_MUXOUT_DVdd         (0x01 << 27)
#define ADF4156_MUXOUT_DGND         (0x02 << 27)
#define ADF4156_MUXOUT_RDIV         (0x03 << 27)
#define ADF4156_MUXOUT_NDIV         (0x04 << 27)
#define ADF4156_MUXOUT_ALOCK        (0x05 << 27)
#define ADF4156_MUXOUT_DLOCK        (0x06 << 27)
#define ADF4156_MUXOUT_SDO          (0x07 << 27)
#define ADF4156_MUXOUT_CLKDIV       (0x0A << 27)
#define ADF4156_MUXOUT_FLS          (0x0C << 27)
#define ADF4156_MUXOUT_RDIV2        (0x0D << 27)
#define ADF4156_MUXOUT_NDIV2        (0x0E << 27)
#define ADF4156_MUXOUT_RESERVED     (0x0F << 27)
/* 12-Bit Integer Value INT */
#define ADF4156_INT_VAL(x)          ((x & 0xFFF) << 15)
/* 12-Bit Fractional Value FRAC */
#define ADF4156_FRAC_VAL(x)         ((x & 0xFFF) << 3)
/* Control bits */
#define ADF4156_R0_CTRL             0x00
 
/* PHASE Register R1 */
#define ADF4156_PHASE_VAL(x)        ((x & 0xFFF) << 3)
#define ADF4156_R1_CTRL             0x01
 
/* MOD/R Register R2 */
/* Noise Mode */
#define ADF4156_LOW_NOISE           (0x00 << 29)
#define ADF4156_LOW_SPUR            (0x03 << 29)
/* CSR EN */
#define ADF4156_CSR_EN(x)           ((x & 0x1) << 28)
/* Current setting */
#define ADF4156_CURR_SET(x)         ((x & 0xF) << 24)
/* Prescaler */
#define ADF4156_PRESCALER(x)        ((x & 0x1) << 22)
/* RDIV2 */
#define ADF4156_RDIV2(x)            ((x & 0x1) << 21)
/* Reference Doubler */
#define ADF4156_REF_DBL(x)          ((x & 0x1) << 20)
/* 5-Bit R-Counter */
#define ADF4156_R_CNT(x)            ((x & 0x1F) << 15)
/* 12-Bit Modulus Word */
#define ADF4156_MOD_WORD(x)         ((x & 0xFFF) << 3)
/* Control bits */
#define ADF4156_R2_CTRL             0x02
 
/* Function Register R3 */
/* Sigma Delta Reset */
#define ADF4156_SIG_DEL_RST(x)      ((x & 0x1) << 14)
/* LDP */
#define ADF4156_LDP(x)              ((x & 0x1) << 7)
/* PD Polarity */
#define ADF4156_PD_POL(x)           ((x & 0x1)  << 6)
/* Power down */
#define ADF4156_PD                  ((x & 0x1) << 5)
/* CP Three State */
#define ADF4156_CP_Z(x)             ((x & 0x1) << 4)
/* Counter Reset */
#define ADF4156_CNT_RST(x)          ((x & 0x1) << 3)
/* Control bits */
#define ADF4156_R3_CTRL             0x03
 
/* CLK DIV Register R4 */
/* CLK DIV Mode */
#define ADF4156_CLK_DIV_OFF         (0x00 << 19)
#define ADF4156_CLK_FAST_LOCK       (0x01 << 19)
#define ADF4156_CLK_RESYNC_EN       (0x02 << 19)
/* CLK DIV VALUE */
#define ADF4156_CLK_DIV_VAL(x)      ((x & 0xFFF) << 7)
/* Control bits */
#define ADF4156_R4_CTRL             0x04
 
/* GPIO */
#define ADF4156_LE_OUT              no_os_gpio_direction_output(dev->gpio_le,  \
                        NO_OS_GPIO_HIGH);
#define ADF4156_LE_OUT              no_os_gpio_direction_output(dev->gpio_le,  \ …
#define ADF4156_LE_LOW              no_os_gpio_set_value(dev->gpio_le,         \
                        NO_OS_GPIO_LOW)
#define ADF4156_LE_LOW              no_os_gpio_set_value(dev->gpio_le,         \ …
#define ADF4156_LE_HIGH             no_os_gpio_set_value(dev->gpio_le,         \
                        NO_OS_GPIO_HIGH)
#define ADF4156_LE_HIGH             no_os_gpio_set_value(dev->gpio_le,         \ …
 
#define ADF4156_MUX_OUT             no_os_gpio_direction_output(dev->gpio_mux, \
                        NO_OS_GPIO_HIGH);
#define ADF4156_MUX_OUT             no_os_gpio_direction_output(dev->gpio_mux, \ …
#define ADF4156_MUX_LOW             no_os_gpio_set_value(dev->gpio_mux,        \
                        NO_OS_GPIO_LOW)
#define ADF4156_MUX_LOW             no_os_gpio_set_value(dev->gpio_mux,        \ …
#define ADF4156_MUX_HIGH            no_os_gpio_set_value(dev->gpio_mux,        \
                        NO_OS_GPIO_HIGH)
#define ADF4156_MUX_HIGH            no_os_gpio_set_value(dev->gpio_mux,        \ …
 
#define ADF4156_CE_OUT              no_os_gpio_direction_output(dev->gpio_ce,  \
                        NO_OS_GPIO_HIGH);
#define ADF4156_CE_OUT              no_os_gpio_direction_output(dev->gpio_ce,  \ …
#define ADF4156_CE_LOW              no_os_gpio_set_value(dev->gpio_ce,         \
                        NO_OS_GPIO_LOW)
#define ADF4156_CE_LOW              no_os_gpio_set_value(dev->gpio_ce,         \ …
#define ADF4156_CE_HIGH             no_os_gpio_set_value(dev->gpio_ce,         \
                        NO_OS_GPIO_HIGH)
#define ADF4156_CE_HIGH             no_os_gpio_set_value(dev->gpio_ce,         \ …
 
#define ADF4156_LE2_OUT             no_os_gpio_direction_output(dev->gpio_le2, \
                        NO_OS_GPIO_HIGH);
#define ADF4156_LE2_OUT             no_os_gpio_direction_output(dev->gpio_le2, \ …
#define ADF4156_LE2_LOW             no_os_gpio_set_value(dev->gpio_le2,        \
                        NO_OS_GPIO_LOW)
#define ADF4156_LE2_LOW             no_os_gpio_set_value(dev->gpio_le2,        \ …
#define ADF4156_LE2_HIGH            no_os_gpio_set_value(dev->gpio_le2,        \
                        NO_OS_GPIO_HIGH)
#define ADF4156_LE2_HIGH            no_os_gpio_set_value(dev->gpio_le2,        \ …
 
#define ADF4156_CE2_OUT             no_os_gpio_direction_output(dev->gpio_ce2, \
                        NO_OS_GPIO_HIGH);
#define ADF4156_CE2_OUT             no_os_gpio_direction_output(dev->gpio_ce2, \ …
#define ADF4156_CE2_LOW             no_os_gpio_set_value(dev->gpio_ce2,        \
                        NO_OS_GPIO_LOW)
#define ADF4156_CE2_LOW             no_os_gpio_set_value(dev->gpio_ce2,        \ …
#define ADF4156_CE2_HIGH            no_os_gpio_set_value(dev->gpio_ce2,        \
                        NO_OS_GPIO_HIGH)
#define ADF4156_CE2_HIGH            no_os_gpio_set_value(dev->gpio_ce2,        \ …
 
/* Specifications */
#define ADF4156_MAX_OUT_FREQ        6200          /* MHz */
#define ADF4156_MIN_OUT_FREQ        500           /* MHz */
#define ADF4156_MAX_FREQ_45_PRESC   3000          /* MHz */
#define ADF4156_MAX_FREQ_PFD        32000000      /* Hz */
#define ADF4156_MAX_FREQ_REFIN      250000000     /* Hz */
#define ADF4156_MIN_FREQ_REFIN      10000000      /* Hz */
#define ADF4156_MAX_MODULUS         4095          /* (2^12)-1 */
#define ADF4156_MAX_R_CNT           32
#define ADF4156_MAX_REG_VAL         0x1FFFFFFF
 
/* Registers */
#define ADF4156_REG0                0
#define ADF4156_REG1                1
#define ADF4156_REG2                2
#define ADF4156_REG3                3
#define ADF4156_REG4                4
 
/* Supported devices */
/*typedef enum {
    ID_ADF4156,
    ID_ADF4157,
} ADF4156_type;
*/
struct adf4156_platform_data {
    uint32_t    clkin;
    uint32_t    channel_spacing;
    uint8_t     ref_doubler_en;
    uint8_t     ref_div2_en;
    uint32_t    r0_user_settings;
    uint32_t    r2_user_settings;
    uint32_t    r3_user_settings;
    uint32_t    r4_user_settings;
};
struct adf4156_platform_data {…};
 
struct adf4156_state {
    struct adf4156_platform_data   *pdata;
    uint32_t    fpfd;           /* Phase Frequency Detector */
    uint16_t    r_cnt;          /* R-counter */
    uint32_t    r0_fract;       /* Fractional value */
    uint32_t    r0_int;         /* Integer value */
    uint32_t    r2_mod;         /* Modulus value */
    uint32_t    reg_val[5];     /* Actual register value */
};
struct adf4156_state {…};
 
struct adf4156_dev {
    /* SPI */
    struct no_os_spi_desc     *spi_desc;
    /* GPIO */
    struct no_os_gpio_desc   *gpio_le;
    struct no_os_gpio_desc   *gpio_ce;
    /* Device Settings */
    struct adf4156_state   adf4156_st;
};
struct adf4156_dev {…};
 
struct adf4156_init_param {
    /* SPI */
    struct no_os_spi_init_param spi_init;
    /* GPIO */
    struct no_os_gpio_init_param   gpio_le;
    struct no_os_gpio_init_param   gpio_ce;
};
struct adf4156_init_param {…};
 
/* Initialize the SPI communication with the device. */
int8_t adf4156_init(struct adf4156_dev **device,
            struct adf4156_init_param init_param);
 
/* Free the resources allocated by adf4156_init(). */
int32_t adf4156_remove(struct adf4156_dev *dev);
 
/* Transmits 32 bits on SPI. */
int8_t adf4156_set(struct adf4156_dev *dev,
           uint32_t value);
 
/* Increases the R counter value until the PFD frequency is smaller than
ADF4351_MAX_FREQ_PFD. */
int32_t adf4156_tune_r_cnt(struct adf4156_dev *dev,
               int32_t r_cnt);
 
/* Computes the greatest common divider of two numbers. */
uint32_t gcd(uint32_t x, uint32_t y);
 
/* Sets the ADF4156 output frequency. */
double adf4156_set_freq(struct adf4156_dev *dev,
            double freq);
 
#endif /* _ADF4156_H_ */