|
#define | HMC630X_PARAM(row, mask) |
|
#define | HMC630X_ROW(param) |
|
#define | HMC630X_MASK(param) |
|
#define | HMC6301_LNA_PWRDWN HMC630X_PARAM(0, NO_OS_BIT(7)) |
|
#define | HMC6301_BBAMP_PWRDN_I HMC630X_PARAM(0, NO_OS_BIT(6)) |
|
#define | HMC6301_BBAMP_PWRDN_Q HMC630X_PARAM(0, NO_OS_BIT(5)) |
|
#define | HMC6301_DIVIDER_PWRDN HMC630X_PARAM(0, NO_OS_BIT(4)) |
|
#define | HMC6301_MIXER_PWRDN HMC630X_PARAM(0, NO_OS_BIT(3)) |
|
#define | HMC6301_IFMIXER_PWRDN_I HMC630X_PARAM(0, NO_OS_BIT(2)) |
|
#define | HMC6301_TRIPLER_PWRDN HMC630X_PARAM(0, NO_OS_BIT(1)) |
|
#define | HMC6301_IFVGA_PWRDN HMC630X_PARAM(0, NO_OS_BIT(0)) |
|
#define | HMC6300_PA_SEL_VGBS HMC630X_PARAM(1, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6300_PA_SEL_VREF HMC630X_PARAM(1, NO_OS_GENMASK(3, 0)) |
|
#define | HMC6301_IPC_PWRDWN HMC630X_PARAM(1, NO_OS_BIT(7)) |
|
#define | HMC6301_IFMIX_PWRDN_Q HMC630X_PARAM(1, NO_OS_BIT(6)) |
|
#define | HMC6301_IF_BGMUX_PWRDN HMC630X_PARAM(1, NO_OS_BIT(5)) |
|
#define | HMC6301_ASK_PWRDN HMC630X_PARAM(1, NO_OS_BIT(4)) |
|
#define | HMC6301_BBAMP_ATTEN1 HMC630X_PARAM(1, NO_OS_GENMASK(3, 2)) |
|
#define | HMC6301_BBAMP_SELL_ASK HMC630X_PARAM(1, NO_OS_BIT(1)) |
|
#define | HMC6301_BBAMP_SIGSHORT HMC630X_PARAM(1, NO_OS_BIT(0)) |
|
#define | HMC6300_PA_SEL_ALC_DAC HMC630X_PARAM(2, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6300_PA_SEP_PA_PWRDWN_FAST HMC630X_PARAM(2, NO_OS_BIT(3)) |
|
#define | HMC6300_PA_PWRDWN_FAST HMC630X_PARAM(2, NO_OS_BIT(2)) |
|
#define | HMC6300_PA_SE_SEL HMC630X_PARAM(2, NO_OS_BIT(1)) |
|
#define | HMC6300_POWER_DET_PWRDN HMC630X_PARAM(2, NO_OS_BIT(0)) |
|
#define | HMC6301_BBAMP_ATTENFI HMC630X_PARAM(2, NO_OS_GENMASK(7, 5)) |
|
#define | HMC6301_BBAMP_ATTENFQ HMC630X_PARAM(2, NO_OS_GENMASK(4, 2)) |
|
#define | HMC6301_BBAMP_ATTEN2 HMC630X_PARAM(2, NO_OS_GENMASK(1, 0)) |
|
#define | HMC6300_DRIVER_BIAS HMC630X_PARAM(3, NO_OS_GENMASK(7, 5)) |
|
#define | HMC6300_DRIVER_BIAS2 HMC630X_PARAM(3, NO_OS_GENMASK(4, 2)) |
|
#define | HMC6300_EN_IFMIX_HICG HMC630X_PARAM(3, NO_OS_BIT(1)) |
|
#define | HMC6300_EN_TEMPFLASH HMC630X_PARAM(3, NO_OS_BIT(0)) |
|
#define | HMC6301_BBAMP_SELBW HMC630X_PARAM(3, NO_OS_GENMASK(7, 6)) |
|
#define | HMC6301_BBAMP_SELFASTREC HMC630X_PARAM(3, NO_OS_GENMASK(5, 4)) |
|
#define | HMC6301_BG_MONITOR_SEL HMC630X_PARAM(3, NO_OS_GENMASK(3, 2)) |
|
#define | HMC6301_IF_REFSEL HMC630X_PARAM(3, NO_OS_BIT(1)) |
|
#define | HMC6301_LNA_REFSEL HMC630X_PARAM(3, NO_OS_BIT(0)) |
|
#define | HMC6300_DRIVER_PWRDN HMC630X_PARAM(4, NO_OS_BIT(7)) |
|
#define | HMC6300_UPMIXER_PWRDN HMC630X_PARAM(4, NO_OS_BIT(6)) |
|
#define | HMC6300_IFVGA_PWRDN HMC630X_PARAM(4, NO_OS_BIT(5)) |
|
#define | HMC6300_DIVIDER_PWRDN HMC630X_PARAM(4, NO_OS_BIT(4)) |
|
#define | HMC6300_PA_PWRDN HMC630X_PARAM(4, NO_OS_BIT(3)) |
|
#define | HMC6300_RFVGA_PWRDN HMC630X_PARAM(4, NO_OS_BIT(2)) |
|
#define | HMC6300_TRIPLER_PWRDN HMC630X_PARAM(4, NO_OS_BIT(1)) |
|
#define | HMC6300_IF_UPMIXER_PWRDN HMC630X_PARAM(4, NO_OS_BIT(0)) |
|
#define | HMC6301_IFVGA_BIAS HMC630X_PARAM(4, NO_OS_GENMASK(7, 5)) |
|
#define | HMC6301_IFVGA_TUNE HMC630X_PARAM(4, NO_OS_GENMASK(4, 1)) |
|
#define | HMC6301_ENDIGVGA HMC630X_PARAM(4, NO_OS_BIT(0)) |
|
#define | HMC6300_TRIPLER_BIAS_HIGH HMC630X_PARAM(5, NO_OS_GENMASK(7, 0)) |
|
#define | HMC6301_IFVGA_VGA_ADJ HMC630X_PARAM(5, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6301_RFMIX_TUNE HMC630X_PARAM(5, NO_OS_GENMASK(3, 0)) |
|
#define | HMC6300_TRIPLER_BIAS_LOW HMC630X_PARAM(6, NO_OS_GENMASK(7, 2)) |
|
#define | HMC6301_TRIPLER_BIAS_HIGH HMC630X_PARAM(6, NO_OS_GENMASK(7, 0)) |
|
#define | HMC6300_IFVGA_VGA_ADJ HMC630X_PARAM(7, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6300_IFVGA_TUNE HMC630X_PARAM(7, NO_OS_GENMASK(3, 0)) |
|
#define | HMC6301_TRIPLER_BIAS_LOW HMC630X_PARAM(7, NO_OS_GENMASK(7, 2)) |
|
#define | HMC6301_BBAMP_SELFM HMC630X_PARAM(7, NO_OS_BIT(1)) |
|
#define | HMC6301_FM_PWRDN HMC630X_PARAM(7, NO_OS_BIT(0)) |
|
#define | HMC6300_IFVGA_BIAS HMC630X_PARAM(8, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6300_IF_UPMIXER_TUNE HMC630X_PARAM(8, NO_OS_GENMASK(3, 0)) |
|
#define | HMC6301_LNA_BIAS HMC630X_PARAM(8, NO_OS_GENMASK(7, 5)) |
|
#define | HMC6301_LNA_GAIN HMC630X_PARAM(8, NO_OS_GENMASK(4, 3)) |
|
#define | HMC6301_IFVGA_Q_CNTRL HMC630X_PARAM(8, NO_OS_GENMASK(2, 0)) |
|
#define | HMC6300_IFVGA_Q_CNTRL HMC630X_PARAM(9, NO_OS_GENMASK(7, 5)) |
|
#define | HMC6301_ENANAV_LNA HMC630X_PARAM(9, NO_OS_BIT(7)) |
|
#define | HMC6301_ENBAR_TEMPS HMC630X_PARAM(9, NO_OS_BIT(6)) |
|
#define | HMC6301_EN_TEMPFLASH HMC630X_PARAM(9, NO_OS_BIT(5)) |
|
#define | HMC6301_EN_SEP_IFMIX_PWRDN_Q HMC630X_PARAM(9, NO_OS_BIT(4)) |
|
#define | HMC6300_ENABLE_FM HMC630X_PARAM(10, NO_OS_BIT(7)) |
|
#define | HMC6300_IF_REFSEL HMC630X_PARAM(10, NO_OS_BIT(6)) |
|
#define | HMC6300_BG_MONITOR HMC630X_PARAM(10, NO_OS_BIT(5)) |
|
#define | HMC6300_ENDIG_IFVGA_GAIN_CONTROL HMC630X_PARAM(10, NO_OS_BIT(4)) |
|
#define | HMC6300_IPC_PWRDN HMC630X_PARAM(10, NO_OS_BIT(3)) |
|
#define | HMC6300_IF_BGMUX_PWRDN HMC630X_PARAM(10, NO_OS_BIT(2)) |
|
#define | HMC6300_UPMIX_CAL_PWRDN HMC630X_PARAM(10, NO_OS_BIT(1)) |
|
#define | HMC6300_TEMPSENSOR_PWRDN HMC630X_PARAM(10, NO_OS_BIT(0)) |
|
#define | HMC6300_RFVGAGAIN HMC630X_PARAM(11, NO_OS_GENMASK(7, 4)) |
|
#define | HMC6300_ENRFVGA_ANA HMC630X_PARAM(11, NO_OS_BIT(3)) |
|
#define | HMC6300_RFVGA_ICTRL HMC630X_PARAM(11, NO_OS_GENMASK(2, 0)) |
|
#define | HMC6300_UPMIX_CAL HMC630X_PARAM(12, NO_OS_GENMASK(7, 0)) |
|
#define | HMC630X_BYP_SYNTH_LDO HMC630X_PARAM(16, NO_OS_BIT(7)) |
|
#define | HMC630X_EN_CPSHORT HMC630X_PARAM(16, NO_OS_BIT(6)) |
|
#define | HMC630X_EN_CPCMFB HMC630X_PARAM(16, NO_OS_BIT(5)) |
|
#define | HMC630X_EN_CP_DUMP HMC630X_PARAM(16, NO_OS_BIT(4)) |
|
#define | HMC630X_EN_CPTRIST HMC630X_PARAM(16, NO_OS_BIT(3)) |
|
#define | HMC630X_EN_CP HMC630X_PARAM(16, NO_OS_BIT(2)) |
|
#define | HMC630X_EN_SYNTH_LDO HMC630X_PARAM(16, NO_OS_BIT(1)) |
|
#define | HMC630X_ENBAR_SYNTHBG HMC630X_PARAM(16, NO_OS_BIT(0)) |
|
#define | HMC630X_EN_LOCKD_CLK HMC630X_PARAM(17, NO_OS_BIT(7)) |
|
#define | HMC630X_EN_TEST_DIVOUT HMC630X_PARAM(17, NO_OS_BIT(6)) |
|
#define | HMC630X_EN_VTUNE_FLASH HMC630X_PARAM(17, NO_OS_BIT(5)) |
|
#define | HMC630X_EN_REBUF_DC HMC630X_PARAM(17, NO_OS_BIT(4)) |
|
#define | HMC630X_EN_REFBUF HMC630X_PARAM(17, NO_OS_BIT(3)) |
|
#define | HMC630X_EN_STICK_DIV HMC630X_PARAM(17, NO_OS_BIT(2)) |
|
#define | HMC630X_EN_FBDIV_CML2CMOS HMC630X_PARAM(17, NO_OS_BIT(1)) |
|
#define | HMC630X_EN_FBDIV HMC630X_PARAM(17, NO_OS_BIT(0)) |
|
#define | HMC630X_EN_NB250M HMC630X_PARAM(18, NO_OS_BIT(6)) |
|
#define | HMC630X_BYP_VCO_LDO HMC630X_PARAM(18, NO_OS_BIT(5)) |
|
#define | HMC630X_EN_EXTLO HMC630X_PARAM(18, NO_OS_BIT(4)) |
|
#define | HMC630X_EN_VCOPK HMC630X_PARAM(18, NO_OS_BIT(3)) |
|
#define | HMC630X_EN_VCO HMC630X_PARAM(18, NO_OS_BIT(2)) |
|
#define | HMC630X_EN_VCO_REG HMC630X_PARAM(18, NO_OS_BIT(1)) |
|
#define | HMC630X_ENBAR_VCOGB HMC630X_PARAM(18, NO_OS_BIT(0)) |
|
#define | HMC630X_REFSEL_SYNTHBG HMC630X_PARAM(19, NO_OS_BIT(1)) |
|
#define | HMC630X_MUXREF HMC630X_PARAM(19, NO_OS_BIT(0)) |
|
#define | HMC630X_FBDIV_CODE HMC630X_PARAM(20, NO_OS_GENMASK(6, 0)) |
|
#define | HMC630X_REFSEL_VCOBG HMC630X_PARAM(21, NO_OS_BIT(4)) |
|
#define | HMC630X_VCO_BIASTRIM HMC630X_PARAM(21, NO_OS_GENMASK(3, 0)) |
|
#define | HMC630X_VCO_BANDSEL HMC630X_PARAM(22, NO_OS_GENMASK(6, 0)) |
|
#define | HMC630X_ICP_BIASTRIM HMC630X_PARAM(23, NO_OS_GENMASK(7, 5)) |
|
#define | HMC630X_VCO_OFFSET HMC630X_PARAM(23, NO_OS_GENMASK(4, 0)) |
|
#define | HMC630X_LOCKDET HMC630X_PARAM(24, NO_OS_BIT(3)) |
|
#define | HMC630X_DN HMC630X_PARAM(24, NO_OS_BIT(2)) |
|
#define | HMC630X_UP HMC630X_PARAM(24, NO_OS_BIT(1)) |
|
#define | HMC630X_CENTER HMC630X_PARAM(24, NO_OS_BIT(0)) |
|
#define | HMC630X_VTUNE_FLASHP HMC630X_PARAM(25, NO_OS_GENMASK(7, 0)) |
|
#define | HMC630X_VTUNE_FLASHN HMC630X_PARAM(26, NO_OS_GENMASK(7, 0)) |
|
#define | HMC630X_TEMPS HMC630X_PARAM(27, NO_OS_GENMASK(4, 0)) |
|