MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
sir_regs.h
Go to the documentation of this file.
1
8/******************************************************************************
9 *
10 * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by
11 * Analog Devices, Inc.),
12 * Copyright (C) 2023-2024 Analog Devices, Inc.
13 *
14 * Licensed under the Apache License, Version 2.0 (the "License");
15 * you may not use this file except in compliance with the License.
16 * You may obtain a copy of the License at
17 *
18 * http://www.apache.org/licenses/LICENSE-2.0
19 *
20 * Unless required by applicable law or agreed to in writing, software
21 * distributed under the License is distributed on an "AS IS" BASIS,
22 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
23 * See the License for the specific language governing permissions and
24 * limitations under the License.
25 *
26 ******************************************************************************/
27
28#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SIR_REGS_H_
29#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SIR_REGS_H_
30
31/* **** Includes **** */
32#include <stdint.h>
33
34#ifdef __cplusplus
35extern "C" {
36#endif
37
38#if defined (__ICCARM__)
39 #pragma system_include
40#endif
41
42#if defined (__CC_ARM)
43 #pragma anon_unions
44#endif
46/*
47 If types are not defined elsewhere (CMSIS) define them here
48*/
49#ifndef __IO
50#define __IO volatile
51#endif
52#ifndef __I
53#define __I volatile const
54#endif
55#ifndef __O
56#define __O volatile
57#endif
58#ifndef __R
59#define __R volatile const
60#endif
62
63/* **** Definitions **** */
64
76typedef struct {
77 __I uint32_t sistat;
78 __I uint32_t erraddr;
79 __R uint32_t rsv_0x8_0x53[19];
80 __IO uint32_t btle_ldo_trim_tx;
81 __R uint32_t rsv_0x58;
82 __IO uint32_t btle_ldo_trim_rx;
83 __R uint32_t rsv_0x60_0xff[40];
84 __I uint32_t fstat;
85 __I uint32_t sfstat;
87
88/* Register offsets for module SIR */
95#define MXC_R_SIR_SISTAT ((uint32_t)0x00000000UL)
96#define MXC_R_SIR_ERRADDR ((uint32_t)0x00000004UL)
97#define MXC_R_SIR_BTLE_LDO_TRIM_TX ((uint32_t)0x00000054UL)
98#define MXC_R_SIR_BTLE_LDO_TRIM_RX ((uint32_t)0x0000005CUL)
99#define MXC_R_SIR_FSTAT ((uint32_t)0x00000100UL)
100#define MXC_R_SIR_SFSTAT ((uint32_t)0x00000104UL)
109#define MXC_F_SIR_SISTAT_MAGIC_POS 0
110#define MXC_F_SIR_SISTAT_MAGIC ((uint32_t)(0x1UL << MXC_F_SIR_SISTAT_MAGIC_POS))
112#define MXC_F_SIR_SISTAT_CRCERR_POS 1
113#define MXC_F_SIR_SISTAT_CRCERR ((uint32_t)(0x1UL << MXC_F_SIR_SISTAT_CRCERR_POS))
125#define MXC_F_SIR_ERRADDR_ERRADDR_POS 0
126#define MXC_F_SIR_ERRADDR_ERRADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_SIR_ERRADDR_ERRADDR_POS))
136#define MXC_F_SIR_BTLE_LDO_TRIM_TX_TX_POS 0
137#define MXC_F_SIR_BTLE_LDO_TRIM_TX_TX ((uint32_t)(0x1FUL << MXC_F_SIR_BTLE_LDO_TRIM_TX_TX_POS))
147#define MXC_F_SIR_BTLE_LDO_TRIM_RX_RX_POS 0
148#define MXC_F_SIR_BTLE_LDO_TRIM_RX_RX ((uint32_t)(0x1FUL << MXC_F_SIR_BTLE_LDO_TRIM_RX_RX_POS))
158#define MXC_F_SIR_FSTAT_FPU_POS 0
159#define MXC_F_SIR_FSTAT_FPU ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_FPU_POS))
161#define MXC_F_SIR_FSTAT_USB_POS 1
162#define MXC_F_SIR_FSTAT_USB ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_USB_POS))
164#define MXC_F_SIR_FSTAT_ADC_POS 2
165#define MXC_F_SIR_FSTAT_ADC ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_ADC_POS))
167#define MXC_F_SIR_FSTAT_XIP_POS 3
168#define MXC_F_SIR_FSTAT_XIP ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_XIP_POS))
170#define MXC_F_SIR_FSTAT_PBM_POS 4
171#define MXC_F_SIR_FSTAT_PBM ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_PBM_POS))
173#define MXC_F_SIR_FSTAT_HBC_POS 5
174#define MXC_F_SIR_FSTAT_HBC ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_HBC_POS))
176#define MXC_F_SIR_FSTAT_SDHC_POS 6
177#define MXC_F_SIR_FSTAT_SDHC ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_SDHC_POS))
179#define MXC_F_SIR_FSTAT_SMPHR_POS 7
180#define MXC_F_SIR_FSTAT_SMPHR ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_SMPHR_POS))
182#define MXC_F_SIR_FSTAT_SCACHE_POS 8
183#define MXC_F_SIR_FSTAT_SCACHE ((uint32_t)(0x1UL << MXC_F_SIR_FSTAT_SCACHE_POS))
193#define MXC_F_SIR_SFSTAT_TRNG_POS 2
194#define MXC_F_SIR_SFSTAT_TRNG ((uint32_t)(0x1UL << MXC_F_SIR_SFSTAT_TRNG_POS))
196#define MXC_F_SIR_SFSTAT_AES_POS 3
197#define MXC_F_SIR_SFSTAT_AES ((uint32_t)(0x1UL << MXC_F_SIR_SFSTAT_AES_POS))
199#define MXC_F_SIR_SFSTAT_SHA_POS 4
200#define MXC_F_SIR_SFSTAT_SHA ((uint32_t)(0x1UL << MXC_F_SIR_SFSTAT_SHA_POS))
202#define MXC_F_SIR_SFSTAT_MAA_POS 5
203#define MXC_F_SIR_SFSTAT_MAA ((uint32_t)(0x1UL << MXC_F_SIR_SFSTAT_MAA_POS))
207#ifdef __cplusplus
208}
209#endif
210
211#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SIR_REGS_H_
__I uint32_t fstat
Definition: sir_regs.h:84
__I uint32_t sistat
Definition: sir_regs.h:77
__I uint32_t erraddr
Definition: sir_regs.h:78
__IO uint32_t btle_ldo_trim_rx
Definition: sir_regs.h:82
__I uint32_t sfstat
Definition: sir_regs.h:85
__IO uint32_t btle_ldo_trim_tx
Definition: sir_regs.h:80
Definition: sir_regs.h:76