MAX32690 Peripheral Driver API
Peripheral Driver API for the MAX32690
ctb_regs.h
Go to the documentation of this file.
1
8/******************************************************************************
9 *
10 * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by
11 * Analog Devices, Inc.),
12 * Copyright (C) 2023-2024 Analog Devices, Inc.
13 *
14 * Licensed under the Apache License, Version 2.0 (the "License");
15 * you may not use this file except in compliance with the License.
16 * You may obtain a copy of the License at
17 *
18 * http://www.apache.org/licenses/LICENSE-2.0
19 *
20 * Unless required by applicable law or agreed to in writing, software
21 * distributed under the License is distributed on an "AS IS" BASIS,
22 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
23 * See the License for the specific language governing permissions and
24 * limitations under the License.
25 *
26 ******************************************************************************/
27
28#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_CTB_REGS_H_
29#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_CTB_REGS_H_
30
31/* **** Includes **** */
32#include <stdint.h>
33
34#ifdef __cplusplus
35extern "C" {
36#endif
37
38#if defined (__ICCARM__)
39 #pragma system_include
40#endif
41
42#if defined (__CC_ARM)
43 #pragma anon_unions
44#endif
46/*
47 If types are not defined elsewhere (CMSIS) define them here
48*/
49#ifndef __IO
50#define __IO volatile
51#endif
52#ifndef __I
53#define __I volatile const
54#endif
55#ifndef __O
56#define __O volatile
57#endif
58#ifndef __R
59#define __R volatile const
60#endif
62
63/* **** Definitions **** */
64
76typedef struct {
77 __IO uint32_t ctrl;
78 __IO uint32_t cipher_ctrl;
79 __IO uint32_t hash_ctrl;
80 __IO uint32_t crc_ctrl;
81 __IO uint32_t dma_src;
82 __IO uint32_t dma_dest;
83 __IO uint32_t dma_cnt;
84 __IO uint32_t maa_ctrl;
85 __O uint32_t din[4];
86 __I uint32_t dout[4];
87 __IO uint32_t crc_poly;
88 __IO uint32_t crc_val;
89 __IO uint32_t crc_prng;
90 __IO uint32_t ham_ecc;
91 __IO uint32_t cipher_init[4];
92 __O uint32_t cipher_key[8];
93 __IO uint32_t hash_digest[16];
94 __IO uint32_t hash_msg_sz[4];
95 union {
96 __IO uint32_t maa_maws;
97 __IO uint32_t aad_length[2];
98 };
99 __IO uint32_t pld_length[2];
100 __IO uint32_t tagmic[4];
102
103/* Register offsets for module CTB */
110#define MXC_R_CTB_CTRL ((uint32_t)0x00000000UL)
111#define MXC_R_CTB_CIPHER_CTRL ((uint32_t)0x00000004UL)
112#define MXC_R_CTB_HASH_CTRL ((uint32_t)0x00000008UL)
113#define MXC_R_CTB_CRC_CTRL ((uint32_t)0x0000000CUL)
114#define MXC_R_CTB_DMA_SRC ((uint32_t)0x00000010UL)
115#define MXC_R_CTB_DMA_DEST ((uint32_t)0x00000014UL)
116#define MXC_R_CTB_DMA_CNT ((uint32_t)0x00000018UL)
117#define MXC_R_CTB_MAA_CTRL ((uint32_t)0x0000001CUL)
118#define MXC_R_CTB_DIN ((uint32_t)0x00000020UL)
119#define MXC_R_CTB_DOUT ((uint32_t)0x00000030UL)
120#define MXC_R_CTB_CRC_POLY ((uint32_t)0x00000040UL)
121#define MXC_R_CTB_CRC_VAL ((uint32_t)0x00000044UL)
122#define MXC_R_CTB_CRC_PRNG ((uint32_t)0x00000048UL)
123#define MXC_R_CTB_HAM_ECC ((uint32_t)0x0000004CUL)
124#define MXC_R_CTB_CIPHER_INIT ((uint32_t)0x00000050UL)
125#define MXC_R_CTB_CIPHER_KEY ((uint32_t)0x00000060UL)
126#define MXC_R_CTB_HASH_DIGEST ((uint32_t)0x00000080UL)
127#define MXC_R_CTB_HASH_MSG_SZ ((uint32_t)0x000000C0UL)
128#define MXC_R_CTB_MAA_MAWS ((uint32_t)0x000000D0UL)
129#define MXC_R_CTB_AAD_LENGTH ((uint32_t)0x000000D0UL)
130#define MXC_R_CTB_PLD_LENGTH ((uint32_t)0x000000D8UL)
131#define MXC_R_CTB_TAGMIC ((uint32_t)0x000000E0UL)
140#define MXC_F_CTB_CTRL_RST_POS 0
141#define MXC_F_CTB_CTRL_RST ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_RST_POS))
143#define MXC_F_CTB_CTRL_INTR_POS 1
144#define MXC_F_CTB_CTRL_INTR ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_INTR_POS))
146#define MXC_F_CTB_CTRL_SRC_POS 2
147#define MXC_F_CTB_CTRL_SRC ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_SRC_POS))
149#define MXC_F_CTB_CTRL_BSO_POS 4
150#define MXC_F_CTB_CTRL_BSO ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_BSO_POS))
152#define MXC_F_CTB_CTRL_BSI_POS 5
153#define MXC_F_CTB_CTRL_BSI ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_BSI_POS))
155#define MXC_F_CTB_CTRL_WAIT_EN_POS 6
156#define MXC_F_CTB_CTRL_WAIT_EN ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_WAIT_EN_POS))
158#define MXC_F_CTB_CTRL_WAIT_POL_POS 7
159#define MXC_F_CTB_CTRL_WAIT_POL ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_WAIT_POL_POS))
161#define MXC_F_CTB_CTRL_WRSRC_POS 8
162#define MXC_F_CTB_CTRL_WRSRC ((uint32_t)(0x3UL << MXC_F_CTB_CTRL_WRSRC_POS))
163#define MXC_V_CTB_CTRL_WRSRC_NONE ((uint32_t)0x0UL)
164#define MXC_S_CTB_CTRL_WRSRC_NONE (MXC_V_CTB_CTRL_WRSRC_NONE << MXC_F_CTB_CTRL_WRSRC_POS)
165#define MXC_V_CTB_CTRL_WRSRC_CIPHEROUTPUT ((uint32_t)0x1UL)
166#define MXC_S_CTB_CTRL_WRSRC_CIPHEROUTPUT (MXC_V_CTB_CTRL_WRSRC_CIPHEROUTPUT << MXC_F_CTB_CTRL_WRSRC_POS)
167#define MXC_V_CTB_CTRL_WRSRC_READFIFO ((uint32_t)0x2UL)
168#define MXC_S_CTB_CTRL_WRSRC_READFIFO (MXC_V_CTB_CTRL_WRSRC_READFIFO << MXC_F_CTB_CTRL_WRSRC_POS)
170#define MXC_F_CTB_CTRL_RDSRC_POS 10
171#define MXC_F_CTB_CTRL_RDSRC ((uint32_t)(0x3UL << MXC_F_CTB_CTRL_RDSRC_POS))
172#define MXC_V_CTB_CTRL_RDSRC_DMADISABLED ((uint32_t)0x0UL)
173#define MXC_S_CTB_CTRL_RDSRC_DMADISABLED (MXC_V_CTB_CTRL_RDSRC_DMADISABLED << MXC_F_CTB_CTRL_RDSRC_POS)
174#define MXC_V_CTB_CTRL_RDSRC_DMAORAPB ((uint32_t)0x1UL)
175#define MXC_S_CTB_CTRL_RDSRC_DMAORAPB (MXC_V_CTB_CTRL_RDSRC_DMAORAPB << MXC_F_CTB_CTRL_RDSRC_POS)
176#define MXC_V_CTB_CTRL_RDSRC_RNG ((uint32_t)0x2UL)
177#define MXC_S_CTB_CTRL_RDSRC_RNG (MXC_V_CTB_CTRL_RDSRC_RNG << MXC_F_CTB_CTRL_RDSRC_POS)
179#define MXC_F_CTB_CTRL_FLAG_MODE_POS 14
180#define MXC_F_CTB_CTRL_FLAG_MODE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_FLAG_MODE_POS))
182#define MXC_F_CTB_CTRL_DMADNEMSK_POS 15
183#define MXC_F_CTB_CTRL_DMADNEMSK ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_DMADNEMSK_POS))
185#define MXC_F_CTB_CTRL_DMA_DONE_POS 24
186#define MXC_F_CTB_CTRL_DMA_DONE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_DMA_DONE_POS))
188#define MXC_F_CTB_CTRL_GLS_DONE_POS 25
189#define MXC_F_CTB_CTRL_GLS_DONE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_GLS_DONE_POS))
191#define MXC_F_CTB_CTRL_HSH_DONE_POS 26
192#define MXC_F_CTB_CTRL_HSH_DONE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_HSH_DONE_POS))
194#define MXC_F_CTB_CTRL_CPH_DONE_POS 27
195#define MXC_F_CTB_CTRL_CPH_DONE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_CPH_DONE_POS))
197#define MXC_F_CTB_CTRL_ERR_POS 29
198#define MXC_F_CTB_CTRL_ERR ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_ERR_POS))
200#define MXC_F_CTB_CTRL_RDY_POS 30
201#define MXC_F_CTB_CTRL_RDY ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_RDY_POS))
203#define MXC_F_CTB_CTRL_DONE_POS 31
204#define MXC_F_CTB_CTRL_DONE ((uint32_t)(0x1UL << MXC_F_CTB_CTRL_DONE_POS))
214#define MXC_F_CTB_CIPHER_CTRL_ENC_POS 0
215#define MXC_F_CTB_CIPHER_CTRL_ENC ((uint32_t)(0x1UL << MXC_F_CTB_CIPHER_CTRL_ENC_POS))
217#define MXC_F_CTB_CIPHER_CTRL_KEY_POS 1
218#define MXC_F_CTB_CIPHER_CTRL_KEY ((uint32_t)(0x1UL << MXC_F_CTB_CIPHER_CTRL_KEY_POS))
220#define MXC_F_CTB_CIPHER_CTRL_SRC_POS 2
221#define MXC_F_CTB_CIPHER_CTRL_SRC ((uint32_t)(0x3UL << MXC_F_CTB_CIPHER_CTRL_SRC_POS))
222#define MXC_V_CTB_CIPHER_CTRL_SRC_CIPHERKEY ((uint32_t)0x0UL)
223#define MXC_S_CTB_CIPHER_CTRL_SRC_CIPHERKEY (MXC_V_CTB_CIPHER_CTRL_SRC_CIPHERKEY << MXC_F_CTB_CIPHER_CTRL_SRC_POS)
224#define MXC_V_CTB_CIPHER_CTRL_SRC_REGFILE ((uint32_t)0x2UL)
225#define MXC_S_CTB_CIPHER_CTRL_SRC_REGFILE (MXC_V_CTB_CIPHER_CTRL_SRC_REGFILE << MXC_F_CTB_CIPHER_CTRL_SRC_POS)
226#define MXC_V_CTB_CIPHER_CTRL_SRC_QSPIKEY_REGFILE ((uint32_t)0x3UL)
227#define MXC_S_CTB_CIPHER_CTRL_SRC_QSPIKEY_REGFILE (MXC_V_CTB_CIPHER_CTRL_SRC_QSPIKEY_REGFILE << MXC_F_CTB_CIPHER_CTRL_SRC_POS)
229#define MXC_F_CTB_CIPHER_CTRL_CIPHER_POS 4
230#define MXC_F_CTB_CIPHER_CTRL_CIPHER ((uint32_t)(0x7UL << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS))
231#define MXC_V_CTB_CIPHER_CTRL_CIPHER_DIS ((uint32_t)0x0UL)
232#define MXC_S_CTB_CIPHER_CTRL_CIPHER_DIS (MXC_V_CTB_CIPHER_CTRL_CIPHER_DIS << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
233#define MXC_V_CTB_CIPHER_CTRL_CIPHER_AES128 ((uint32_t)0x1UL)
234#define MXC_S_CTB_CIPHER_CTRL_CIPHER_AES128 (MXC_V_CTB_CIPHER_CTRL_CIPHER_AES128 << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
235#define MXC_V_CTB_CIPHER_CTRL_CIPHER_AES192 ((uint32_t)0x2UL)
236#define MXC_S_CTB_CIPHER_CTRL_CIPHER_AES192 (MXC_V_CTB_CIPHER_CTRL_CIPHER_AES192 << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
237#define MXC_V_CTB_CIPHER_CTRL_CIPHER_AES256 ((uint32_t)0x3UL)
238#define MXC_S_CTB_CIPHER_CTRL_CIPHER_AES256 (MXC_V_CTB_CIPHER_CTRL_CIPHER_AES256 << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
239#define MXC_V_CTB_CIPHER_CTRL_CIPHER_DES ((uint32_t)0x4UL)
240#define MXC_S_CTB_CIPHER_CTRL_CIPHER_DES (MXC_V_CTB_CIPHER_CTRL_CIPHER_DES << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
241#define MXC_V_CTB_CIPHER_CTRL_CIPHER_TDES ((uint32_t)0x5UL)
242#define MXC_S_CTB_CIPHER_CTRL_CIPHER_TDES (MXC_V_CTB_CIPHER_CTRL_CIPHER_TDES << MXC_F_CTB_CIPHER_CTRL_CIPHER_POS)
244#define MXC_F_CTB_CIPHER_CTRL_MODE_POS 8
245#define MXC_F_CTB_CIPHER_CTRL_MODE ((uint32_t)(0x7UL << MXC_F_CTB_CIPHER_CTRL_MODE_POS))
246#define MXC_V_CTB_CIPHER_CTRL_MODE_ECB ((uint32_t)0x0UL)
247#define MXC_S_CTB_CIPHER_CTRL_MODE_ECB (MXC_V_CTB_CIPHER_CTRL_MODE_ECB << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
248#define MXC_V_CTB_CIPHER_CTRL_MODE_CBC ((uint32_t)0x1UL)
249#define MXC_S_CTB_CIPHER_CTRL_MODE_CBC (MXC_V_CTB_CIPHER_CTRL_MODE_CBC << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
250#define MXC_V_CTB_CIPHER_CTRL_MODE_CFB ((uint32_t)0x2UL)
251#define MXC_S_CTB_CIPHER_CTRL_MODE_CFB (MXC_V_CTB_CIPHER_CTRL_MODE_CFB << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
252#define MXC_V_CTB_CIPHER_CTRL_MODE_OFB ((uint32_t)0x3UL)
253#define MXC_S_CTB_CIPHER_CTRL_MODE_OFB (MXC_V_CTB_CIPHER_CTRL_MODE_OFB << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
254#define MXC_V_CTB_CIPHER_CTRL_MODE_CTR ((uint32_t)0x4UL)
255#define MXC_S_CTB_CIPHER_CTRL_MODE_CTR (MXC_V_CTB_CIPHER_CTRL_MODE_CTR << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
256#define MXC_V_CTB_CIPHER_CTRL_MODE_GCM ((uint32_t)0x5UL)
257#define MXC_S_CTB_CIPHER_CTRL_MODE_GCM (MXC_V_CTB_CIPHER_CTRL_MODE_GCM << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
258#define MXC_V_CTB_CIPHER_CTRL_MODE_CCM ((uint32_t)0x6UL)
259#define MXC_S_CTB_CIPHER_CTRL_MODE_CCM (MXC_V_CTB_CIPHER_CTRL_MODE_CCM << MXC_F_CTB_CIPHER_CTRL_MODE_POS)
261#define MXC_F_CTB_CIPHER_CTRL_HVC_POS 11
262#define MXC_F_CTB_CIPHER_CTRL_HVC ((uint32_t)(0x1UL << MXC_F_CTB_CIPHER_CTRL_HVC_POS))
264#define MXC_F_CTB_CIPHER_CTRL_DTYPE_POS 12
265#define MXC_F_CTB_CIPHER_CTRL_DTYPE ((uint32_t)(0x1UL << MXC_F_CTB_CIPHER_CTRL_DTYPE_POS))
267#define MXC_F_CTB_CIPHER_CTRL_CCMM_POS 13
268#define MXC_F_CTB_CIPHER_CTRL_CCMM ((uint32_t)(0x7UL << MXC_F_CTB_CIPHER_CTRL_CCMM_POS))
269#define MXC_V_CTB_CIPHER_CTRL_CCMM_4 ((uint32_t)0x1UL)
270#define MXC_S_CTB_CIPHER_CTRL_CCMM_4 (MXC_V_CTB_CIPHER_CTRL_CCMM_4 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
271#define MXC_V_CTB_CIPHER_CTRL_CCMM_6 ((uint32_t)0x2UL)
272#define MXC_S_CTB_CIPHER_CTRL_CCMM_6 (MXC_V_CTB_CIPHER_CTRL_CCMM_6 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
273#define MXC_V_CTB_CIPHER_CTRL_CCMM_8 ((uint32_t)0x3UL)
274#define MXC_S_CTB_CIPHER_CTRL_CCMM_8 (MXC_V_CTB_CIPHER_CTRL_CCMM_8 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
275#define MXC_V_CTB_CIPHER_CTRL_CCMM_10 ((uint32_t)0x4UL)
276#define MXC_S_CTB_CIPHER_CTRL_CCMM_10 (MXC_V_CTB_CIPHER_CTRL_CCMM_10 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
277#define MXC_V_CTB_CIPHER_CTRL_CCMM_12 ((uint32_t)0x5UL)
278#define MXC_S_CTB_CIPHER_CTRL_CCMM_12 (MXC_V_CTB_CIPHER_CTRL_CCMM_12 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
279#define MXC_V_CTB_CIPHER_CTRL_CCMM_14 ((uint32_t)0x6UL)
280#define MXC_S_CTB_CIPHER_CTRL_CCMM_14 (MXC_V_CTB_CIPHER_CTRL_CCMM_14 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
281#define MXC_V_CTB_CIPHER_CTRL_CCMM_16 ((uint32_t)0x7UL)
282#define MXC_S_CTB_CIPHER_CTRL_CCMM_16 (MXC_V_CTB_CIPHER_CTRL_CCMM_16 << MXC_F_CTB_CIPHER_CTRL_CCMM_POS)
284#define MXC_F_CTB_CIPHER_CTRL_CCML_POS 16
285#define MXC_F_CTB_CIPHER_CTRL_CCML ((uint32_t)(0x7UL << MXC_F_CTB_CIPHER_CTRL_CCML_POS))
286#define MXC_V_CTB_CIPHER_CTRL_CCML_2 ((uint32_t)0x1UL)
287#define MXC_S_CTB_CIPHER_CTRL_CCML_2 (MXC_V_CTB_CIPHER_CTRL_CCML_2 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
288#define MXC_V_CTB_CIPHER_CTRL_CCML_3 ((uint32_t)0x2UL)
289#define MXC_S_CTB_CIPHER_CTRL_CCML_3 (MXC_V_CTB_CIPHER_CTRL_CCML_3 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
290#define MXC_V_CTB_CIPHER_CTRL_CCML_4 ((uint32_t)0x3UL)
291#define MXC_S_CTB_CIPHER_CTRL_CCML_4 (MXC_V_CTB_CIPHER_CTRL_CCML_4 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
292#define MXC_V_CTB_CIPHER_CTRL_CCML_5 ((uint32_t)0x4UL)
293#define MXC_S_CTB_CIPHER_CTRL_CCML_5 (MXC_V_CTB_CIPHER_CTRL_CCML_5 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
294#define MXC_V_CTB_CIPHER_CTRL_CCML_6 ((uint32_t)0x5UL)
295#define MXC_S_CTB_CIPHER_CTRL_CCML_6 (MXC_V_CTB_CIPHER_CTRL_CCML_6 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
296#define MXC_V_CTB_CIPHER_CTRL_CCML_7 ((uint32_t)0x6UL)
297#define MXC_S_CTB_CIPHER_CTRL_CCML_7 (MXC_V_CTB_CIPHER_CTRL_CCML_7 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
298#define MXC_V_CTB_CIPHER_CTRL_CCML_8 ((uint32_t)0x7UL)
299#define MXC_S_CTB_CIPHER_CTRL_CCML_8 (MXC_V_CTB_CIPHER_CTRL_CCML_8 << MXC_F_CTB_CIPHER_CTRL_CCML_POS)
309#define MXC_F_CTB_HASH_CTRL_INIT_POS 0
310#define MXC_F_CTB_HASH_CTRL_INIT ((uint32_t)(0x1UL << MXC_F_CTB_HASH_CTRL_INIT_POS))
312#define MXC_F_CTB_HASH_CTRL_XOR_POS 1
313#define MXC_F_CTB_HASH_CTRL_XOR ((uint32_t)(0x1UL << MXC_F_CTB_HASH_CTRL_XOR_POS))
315#define MXC_F_CTB_HASH_CTRL_HASH_POS 2
316#define MXC_F_CTB_HASH_CTRL_HASH ((uint32_t)(0x7UL << MXC_F_CTB_HASH_CTRL_HASH_POS))
317#define MXC_V_CTB_HASH_CTRL_HASH_DIS ((uint32_t)0x0UL)
318#define MXC_S_CTB_HASH_CTRL_HASH_DIS (MXC_V_CTB_HASH_CTRL_HASH_DIS << MXC_F_CTB_HASH_CTRL_HASH_POS)
319#define MXC_V_CTB_HASH_CTRL_HASH_SHA1 ((uint32_t)0x1UL)
320#define MXC_S_CTB_HASH_CTRL_HASH_SHA1 (MXC_V_CTB_HASH_CTRL_HASH_SHA1 << MXC_F_CTB_HASH_CTRL_HASH_POS)
321#define MXC_V_CTB_HASH_CTRL_HASH_SHA224 ((uint32_t)0x2UL)
322#define MXC_S_CTB_HASH_CTRL_HASH_SHA224 (MXC_V_CTB_HASH_CTRL_HASH_SHA224 << MXC_F_CTB_HASH_CTRL_HASH_POS)
323#define MXC_V_CTB_HASH_CTRL_HASH_SHA256 ((uint32_t)0x3UL)
324#define MXC_S_CTB_HASH_CTRL_HASH_SHA256 (MXC_V_CTB_HASH_CTRL_HASH_SHA256 << MXC_F_CTB_HASH_CTRL_HASH_POS)
325#define MXC_V_CTB_HASH_CTRL_HASH_SHA384 ((uint32_t)0x4UL)
326#define MXC_S_CTB_HASH_CTRL_HASH_SHA384 (MXC_V_CTB_HASH_CTRL_HASH_SHA384 << MXC_F_CTB_HASH_CTRL_HASH_POS)
327#define MXC_V_CTB_HASH_CTRL_HASH_SHA512 ((uint32_t)0x5UL)
328#define MXC_S_CTB_HASH_CTRL_HASH_SHA512 (MXC_V_CTB_HASH_CTRL_HASH_SHA512 << MXC_F_CTB_HASH_CTRL_HASH_POS)
330#define MXC_F_CTB_HASH_CTRL_LAST_POS 5
331#define MXC_F_CTB_HASH_CTRL_LAST ((uint32_t)(0x1UL << MXC_F_CTB_HASH_CTRL_LAST_POS))
341#define MXC_F_CTB_CRC_CTRL_CRC_POS 0
342#define MXC_F_CTB_CRC_CTRL_CRC ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_CRC_POS))
344#define MXC_F_CTB_CRC_CTRL_MSB_POS 1
345#define MXC_F_CTB_CRC_CTRL_MSB ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_MSB_POS))
347#define MXC_F_CTB_CRC_CTRL_PRNG_POS 2
348#define MXC_F_CTB_CRC_CTRL_PRNG ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_PRNG_POS))
350#define MXC_F_CTB_CRC_CTRL_ENT_POS 3
351#define MXC_F_CTB_CRC_CTRL_ENT ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_ENT_POS))
353#define MXC_F_CTB_CRC_CTRL_HAM_POS 4
354#define MXC_F_CTB_CRC_CTRL_HAM ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_HAM_POS))
356#define MXC_F_CTB_CRC_CTRL_HRST_POS 5
357#define MXC_F_CTB_CRC_CTRL_HRST ((uint32_t)(0x1UL << MXC_F_CTB_CRC_CTRL_HRST_POS))
367#define MXC_F_CTB_DMA_SRC_ADDR_POS 0
368#define MXC_F_CTB_DMA_SRC_ADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_DMA_SRC_ADDR_POS))
378#define MXC_F_CTB_DMA_DEST_ADDR_POS 0
379#define MXC_F_CTB_DMA_DEST_ADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_DMA_DEST_ADDR_POS))
389#define MXC_F_CTB_DMA_CNT_ADDR_POS 0
390#define MXC_F_CTB_DMA_CNT_ADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_DMA_CNT_ADDR_POS))
404#define MXC_F_CTB_DIN_DATA_POS 0
405#define MXC_F_CTB_DIN_DATA ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_DIN_DATA_POS))
418#define MXC_F_CTB_DOUT_DATA_POS 0
419#define MXC_F_CTB_DOUT_DATA ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_DOUT_DATA_POS))
431#define MXC_F_CTB_CRC_POLY_POLY_POS 0
432#define MXC_F_CTB_CRC_POLY_POLY ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_CRC_POLY_POLY_POS))
444#define MXC_F_CTB_CRC_VAL_VAL_POS 0
445#define MXC_F_CTB_CRC_VAL_VAL ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_CRC_VAL_VAL_POS))
455#define MXC_F_CTB_CRC_PRNG_PRNG_POS 0
456#define MXC_F_CTB_CRC_PRNG_PRNG ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_CRC_PRNG_PRNG_POS))
466#define MXC_F_CTB_HAM_ECC_ECC_POS 0
467#define MXC_F_CTB_HAM_ECC_ECC ((uint32_t)(0xFFFFUL << MXC_F_CTB_HAM_ECC_ECC_POS))
469#define MXC_F_CTB_HAM_ECC_PAR_POS 16
470#define MXC_F_CTB_HAM_ECC_PAR ((uint32_t)(0x1UL << MXC_F_CTB_HAM_ECC_PAR_POS))
483#define MXC_F_CTB_CIPHER_INIT_IVEC_POS 0
484#define MXC_F_CTB_CIPHER_INIT_IVEC ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_CIPHER_INIT_IVEC_POS))
496#define MXC_F_CTB_CIPHER_KEY_KEY_POS 0
497#define MXC_F_CTB_CIPHER_KEY_KEY ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_CIPHER_KEY_KEY_POS))
508#define MXC_F_CTB_HASH_DIGEST_HASH_POS 0
509#define MXC_F_CTB_HASH_DIGEST_HASH ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_HASH_DIGEST_HASH_POS))
519#define MXC_F_CTB_HASH_MSG_SZ_MSGSZ_POS 0
520#define MXC_F_CTB_HASH_MSG_SZ_MSGSZ ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_HASH_MSG_SZ_MSGSZ_POS))
530#define MXC_F_CTB_MAA_MAWS_SIZE_POS 0
531#define MXC_F_CTB_MAA_MAWS_SIZE ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_MAA_MAWS_SIZE_POS))
541#define MXC_F_CTB_AAD_LENGTH_LENGTH_POS 0
542#define MXC_F_CTB_AAD_LENGTH_LENGTH ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_AAD_LENGTH_LENGTH_POS))
552#define MXC_F_CTB_PLD_LENGTH_LENGTH_POS 0
553#define MXC_F_CTB_PLD_LENGTH_LENGTH ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_PLD_LENGTH_LENGTH_POS))
563#define MXC_F_CTB_TAGMIC_LENGTH_POS 0
564#define MXC_F_CTB_TAGMIC_LENGTH ((uint32_t)(0xFFFFFFFFUL << MXC_F_CTB_TAGMIC_LENGTH_POS))
568#ifdef __cplusplus
569}
570#endif
571
572#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_CTB_REGS_H_
__IO uint32_t maa_maws
Definition: ctb_regs.h:96
__IO uint32_t crc_ctrl
Definition: ctb_regs.h:80
__IO uint32_t crc_poly
Definition: ctb_regs.h:87
__IO uint32_t crc_val
Definition: ctb_regs.h:88
__IO uint32_t dma_dest
Definition: ctb_regs.h:82
__IO uint32_t dma_cnt
Definition: ctb_regs.h:83
__IO uint32_t ctrl
Definition: ctb_regs.h:77
__IO uint32_t dma_src
Definition: ctb_regs.h:81
__IO uint32_t crc_prng
Definition: ctb_regs.h:89
__IO uint32_t hash_ctrl
Definition: ctb_regs.h:79
__IO uint32_t cipher_ctrl
Definition: ctb_regs.h:78
__IO uint32_t ham_ecc
Definition: ctb_regs.h:90
__IO uint32_t maa_ctrl
Definition: ctb_regs.h:84
Definition: ctb_regs.h:76