Go to the documentation of this file.
52 #define AD7768_REG_CH_STANDBY 0x00
53 #define AD7768_REG_CH_MODE_A 0x01
54 #define AD7768_REG_CH_MODE_B 0x02
55 #define AD7768_REG_CH_MODE_SEL 0x03
56 #define AD7768_REG_PWR_MODE 0x04
57 #define AD7768_REG_GENERAL_CFG 0x05
58 #define AD7768_REG_DATA_CTRL 0x06
59 #define AD7768_REG_INTERFACE_CFG 0x07
60 #define AD7768_REG_BIST_CTRL 0x08
61 #define AD7768_REG_DEV_STATUS 0x09
62 #define AD7768_REG_REV_ID 0x0A
63 #define AD7768_REG_DEV_ID_MSB 0x0B
64 #define AD7768_REG_DEV_ID_LSB 0x0C
65 #define AD7768_REG_SW_REV_ID 0x0D
66 #define AD7768_REG_GPIO_CTRL 0x0E
67 #define AD7768_REG_GPIO_WR_DATA 0x0F
68 #define AD7768_REG_GPIO_RD_DATA 0x10
69 #define AD7768_REG_PRECHARGE_BUF_1 0x11
70 #define AD7768_REG_PRECHARGE_BUF_2 0x12
71 #define AD7768_REG_POS_REF_BUF 0x13
72 #define AD7768_REG_NEG_REF_BUF 0x14
73 #define AD7768_REG_CH_OFFSET_1(ch) (0x1E + (ch) * 3)
74 #define AD7768_REG_CH_OFFSET_2(ch) (0x1F + (ch) * 3)
75 #define AD7768_REG_CH_OFFSET_3(ch) (0x20 + (ch) * 3)
76 #define AD7768_REG_CH_GAIN_1(ch) (0x36 + (ch) * 3)
77 #define AD7768_REG_CH_GAIN_2(ch) (0x37 + (ch) * 3)
78 #define AD7768_REG_CH_GAIN_3(ch) (0x38 + (ch) * 3)
79 #define AD7768_REG_CH_SYNC_OFFSET(ch) (0x4E + (ch) * 3)
80 #define AD7768_REG_DIAG_METER_RX 0x56
81 #define AD7768_REG_DIAG_CTRL 0x57
82 #define AD7768_REG_DIAG_MOD_DELAY_CTRL 0x58
83 #define AD7768_REG_DIAG_CHOP_CTRL 0x59
86 #define AD7768_CH_STANDBY(x) (1 << (x))
89 #define AD7768_CH_MODE_FILTER_TYPE (1 << 3)
90 #define AD7768_CH_MODE_DEC_RATE_MSK NO_OS_GENMASK(2, 0)
91 #define AD7768_CH_MODE_DEC_RATE(x) (((x) & 0x7) << 0)
94 #define AD7768_CH_MODE(x) (1 << (x))
97 #define AD7768_PWR_MODE_POWER_MODE_MSK NO_OS_GENMASK(5, 4)
98 #define AD7768_PWR_MODE_SLEEP_MODE (1 << 7)
99 #define AD7768_PWR_MODE_POWER_MODE(x) (((x) & 0x3) << 4)
100 #define AD7768_PWR_MODE_LVDS_ENABLE (1 << 3)
101 #define AD7768_PWR_MODE_MCLK_DIV_MSK NO_OS_GENMASK(1, 0)
102 #define AD7768_PWR_MODE_MCLK_DIV(x) (((x) & 0x3) << 0)
103 #define ad7768_map_power_mode_to_regval(x) ((x) ? ((x) + 1) : 0)
106 #define AD7768_DATA_CTRL_SPI_SYNC (1 << 7)
107 #define AD7768_DATA_CTRL_SINGLE_SHOT_EN (1 << 4)
108 #define AD7768_DATA_CTRL_SPI_RESET(x) (((x) & 0x3) << 0)
109 #define AD7768_DATA_CONTROL_SPI_SYNC_MSK NO_OS_BIT(7)
110 #define AD7768_DATA_CONTROL_SPI_SYNC NO_OS_BIT(7)
111 #define AD7768_DATA_CONTROL_SPI_SYNC_CLEAR 0
114 #define AD7768_INTERFACE_CFG_CRC_SEL(x) (((x) & 0x3) << 2)
115 #define AD7768_INTERFACE_CFG_DCLK_DIV(x) (((x) & 0x3) << 0)
116 #define AD7768_INTERFACE_CFG_DCLK_DIV_MSK NO_OS_GENMASK(1, 0)
117 #define AD7768_INTERFACE_CFG_DCLK_DIV_MODE(x) (4 - no_os_find_first_set_bit(x))
118 #define AD7768_MAX_DCLK_DIV 8
120 #define AD7768_RESOLUTION 24
121 #define AD7768_SAMPLE_SIZE 32
122 #define AD7768_MAX_FREQ_PER_MODE 6
123 #define AD7768_NUM_CHANNELS 8
214 static const int ad7768_dec_rate_vals[6] = {
215 32, 64, 128, 256, 512, 1024
218 static const int ad7768_mclk_div_vals[3] = {
int32_t ad7768_setup(ad7768_dev **device, ad7768_init_param init_param)
Definition: ad7768.c:625
void ad7768_set_available_sampl_freq(ad7768_dev *dev)
Definition: ad7768.c:852
int32_t ad7768_get_ch_state(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_state *state)
Definition: ad7768.c:498
int32_t ad7768_set_power_mode(ad7768_dev *dev, ad7768_power_mode mode)
Definition: ad7768.c:229
ad7768_sleep_mode sleep_mode
Definition: ad7768.h:271
Structure holding the parameters for GPIO initialization.
Definition: no_os_gpio.h:85
#define ad7768_map_power_mode_to_regval(x)
Definition: ad7768.h:103
#define AD7768_MAX_DCLK_DIV
Definition: ad7768.h:118
@ AD7768_DEC_X1024_2ND
Definition: ad7768.h:210
ad7768_power_mode
Definition: ad7768.h:133
int32_t ad7768_get_crc_sel(ad7768_dev *dev, ad7768_crc_sel *crc_sel)
Definition: ad7768.c:445
#define AD7768_PWR_MODE_MCLK_DIV_MSK
Definition: ad7768.h:101
ad7768_sleep_mode sleep_mode
Definition: ad7768.h:242
ad7768_mclk_div
Definition: ad7768.h:146
int32_t ad7768_set_sleep_mode(ad7768_dev *dev, ad7768_sleep_mode mode)
Definition: ad7768.c:165
@ AD7768_CH3
Definition: ad7768.h:180
#define AD7768_CH_MODE_DEC_RATE(x)
Definition: ad7768.h:91
int32_t no_os_spi_write_and_read(struct no_os_spi_desc *desc, uint8_t *data, uint16_t bytes_number)
Write and read data to/from SPI.
Definition: no_os_spi.c:165
ad7768_mclk_div mclk_div
Definition: ad7768.h:245
@ AD7768_NUM_POWER_MODES
Definition: ad7768.h:143
int32_t ad7768_spi_write_mask(ad7768_dev *dev, uint8_t reg_addr, uint8_t mask, uint8_t data)
Definition: ad7768.c:141
Header file of SPI Interface.
ad7768_pin_spi_ctrl pin_spi_ctrl
Definition: ad7768.h:241
@ AD7768_DEC_X256
Definition: ad7768.h:207
@ AD7768_DEC_X512
Definition: ad7768.h:208
uint8_t gpio_reset_value
Definition: ad7768.h:235
@ AD7768_FAST_MODE
Definition: ad7768.h:142
int32_t ad7768_spi_write(ad7768_dev *dev, uint8_t reg_addr, uint8_t reg_data)
Definition: ad7768.c:97
int32_t ad7768_set_sleep_mode(ad7768_dev *dev, ad7768_sleep_mode mode)
Definition: ad7768.c:165
@ AD7768_DCLK_DIV_2
Definition: ad7768.h:155
#define AD7768_CH_MODE_DEC_RATE_MSK
Definition: ad7768.h:90
unsigned int n_freqs
Definition: ad7768.h:228
@ AD7768_DCLK_DIV_1
Definition: ad7768.h:156
unsigned int mclk
Definition: ad7768.h:253
@ AD7768_LOW_POWER_MODE
Definition: ad7768.h:140
int32_t ad7768_setup_finish(ad7768_dev *dev, ad7768_init_param init_param)
Definition: ad7768.c:707
@ AD7768_FILTER_SINC
Definition: ad7768.h:200
ad7768_crc_sel crc_sel
Definition: ad7768.h:276
int32_t ad7768_get_ch_mode(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_mode *mode)
Definition: ad7768.c:609
int32_t ad7768_spi_write(ad7768_dev *dev, uint8_t reg_addr, uint8_t reg_data)
Definition: ad7768.c:97
int32_t ad7768_get_mclk_div(ad7768_dev *dev, ad7768_mclk_div *clk_div)
Definition: ad7768.c:301
@ AD7768_FILTER_WIDEBAND
Definition: ad7768.h:199
#define AD7768_SAMPLE_SIZE
Definition: ad7768.h:121
struct no_os_spi_init_param spi_init
Definition: common_data.c:64
@ AD7768_STANDARD_CONV
Definition: ad7768.h:165
#define NO_OS_DIV_ROUND_CLOSEST_ULL(x, y)
Definition: no_os_util.h:60
@ AD7768_DEC_X1024
Definition: ad7768.h:209
#define AD7768_REG_CH_STANDBY
Definition: ad7768.h:52
enum no_os_spi_mode mode
Definition: no_os_spi.h:139
ad7768_crc_sel
Definition: ad7768.h:169
Definition: ad9361_util.h:75
ad7768_dec_rate dec_rate[2]
Definition: ad7768.h:252
int32_t ad7768_get_sleep_mode(ad7768_dev *dev, ad7768_sleep_mode *mode)
Definition: ad7768.c:183
#define AD7768_REG_INTERFACE_CFG
Definition: ad7768.h:59
int32_t ad7768_get_conv_op(ad7768_dev *dev, ad7768_conv_op *conv_op)
Definition: ad7768.c:410
void * no_os_calloc(size_t nitems, size_t size)
Allocate memory and return a pointer to it, set memory to 0.
Definition: chibios_alloc.c:60
#define NO_OS_ARRAY_SIZE(x)
Definition: no_os_util.h:53
ad7768_ch_state
Definition: ad7768.h:188
int ad7768_remove(ad7768_dev *dev)
Definition: ad7768.c:922
#define AD7768_INTERFACE_CFG_DCLK_DIV_MODE(x)
Definition: ad7768.h:117
int32_t ad7768_get_sleep_mode(ad7768_dev *dev, ad7768_sleep_mode *mode)
Definition: ad7768.c:183
struct no_os_gpio_desc * gpio_mode0
Definition: ad7768.h:236
int32_t ad7768_setup_finish(ad7768_dev *dev, ad7768_init_param init_param)
Definition: ad7768.c:707
ad7768_power_mode power_mode
Definition: ad7768.h:243
@ NO_OS_GPIO_LOW
Definition: no_os_gpio.h:121
ad7768_power_mode power_mode
Definition: ad7768.h:272
int32_t ad7768_set_conv_op(ad7768_dev *dev, ad7768_conv_op conv_op)
Definition: ad7768.c:373
@ AD7768_DEC_X64
Definition: ad7768.h:205
@ AD7768_ACTIVE
Definition: ad7768.h:129
int32_t ad7768_set_mode_pins(ad7768_dev *dev, uint8_t state)
Definition: ad7768.c:197
@ AD7768_CH_NO
Definition: ad7768.h:185
int32_t ad7768_set_crc_sel(ad7768_dev *dev, ad7768_crc_sel crc_sel)
Definition: ad7768.c:427
#define AD7768_DATA_CTRL_SINGLE_SHOT_EN
Definition: ad7768.h:107
@ AD7768_DCLK_DIV_8
Definition: ad7768.h:153
@ AD7768_MCLK_DIV_8
Definition: ad7768.h:148
int32_t ad7768_set_mode_config(ad7768_dev *dev, ad7768_ch_mode mode, ad7768_filt_type filt_type, ad7768_dec_rate dec_rate)
Definition: ad7768.c:525
int32_t ad7768_set_crc_sel(ad7768_dev *dev, ad7768_crc_sel crc_sel)
Definition: ad7768.c:427
int32_t ad7768_get_dclk_div(ad7768_dev *dev, ad7768_dclk_div *clk_div)
Definition: ad7768.c:356
#define AD7768_CH_MODE(x)
Definition: ad7768.h:94
ad7768_ch
Definition: ad7768.h:176
unsigned int freq
Definition: ad7768.h:223
ad7768_dclk_div dclk_div
Definition: ad7768.h:246
int32_t ad7768_setup_begin(ad7768_dev **device, ad7768_init_param init_param)
Definition: ad7768.c:657
#define AD7768_INTERFACE_CFG_DCLK_DIV_MSK
Definition: ad7768.h:116
@ AD7768_MCLK_DIV_4
Definition: ad7768.h:149
int32_t ad7768_get_power_mode(ad7768_dev *dev, ad7768_power_mode *mode)
Definition: ad7768.c:266
ad7768_conv_op conv_op
Definition: ad7768.h:275
int32_t ad7768_set_dclk_div(ad7768_dev *dev, ad7768_dclk_div clk_div)
Definition: ad7768.c:319
@ AD7768_ENABLED
Definition: ad7768.h:189
int ad7768_set_power_mode_and_sampling_freq(ad7768_dev *dev, enum ad7768_power_modes_raw mode)
Definition: ad7768.c:883
ad7768_dec_rate
Definition: ad7768.h:203
int32_t ad7768_spi_read_mask(ad7768_dev *dev, uint8_t reg_addr, uint8_t mask, uint8_t *data)
Definition: ad7768.c:119
@ AD7768_CRC_4
Definition: ad7768.h:171
#define AD7768_REG_DATA_CTRL
Definition: ad7768.h:58
ad7768_pin_spi_ctrl
Definition: ad7768.h:159
ad7768_filt_type filt_type[2]
Definition: ad7768.h:251
@ AD7768_DEC_X1024_3RD
Definition: ad7768.h:211
enum ad7768_power_modes_raw power_mode_raw
Definition: ad7768.h:244
@ AD7768_ECO
Definition: ad7768.h:134
#define AD7768_PWR_MODE_POWER_MODE_MSK
Definition: ad7768.h:97
struct no_os_gpio_desc * gpio_mode2
Definition: ad7768.h:238
int32_t ad7768_set_conv_op(ad7768_dev *dev, ad7768_conv_op conv_op)
Definition: ad7768.c:373
struct no_os_gpio_desc * gpio_reset
Definition: ad7768.h:234
ad7768_ch_mode
Definition: ad7768.h:193
int32_t ad7768_setup(ad7768_dev **device, ad7768_init_param init_param)
Definition: ad7768.c:625
#define AD7768_PWR_MODE_POWER_MODE(x)
Definition: ad7768.h:99
void ad7768_set_available_sampl_freq(ad7768_dev *dev)
Definition: ad7768.c:852
ad7768_mclk_div mclk_div
Definition: ad7768.h:273
Header file of AD7768 Driver.
struct no_os_gpio_desc * gpio_mode1
Definition: ad7768.h:237
ad7768_filt_type
Definition: ad7768.h:198
@ AD7768_MEDIAN
Definition: ad7768.h:135
@ AD7768_CH4
Definition: ad7768.h:181
@ AD7768_DEC_X128
Definition: ad7768.h:206
unsigned int sampling_freq
Definition: ad7768.h:255
unsigned int mclk
Definition: ad7768.h:277
@ AD7768_STANDBY
Definition: ad7768.h:190
#define AD7768_INTERFACE_CFG_DCLK_DIV(x)
Definition: ad7768.h:115
#define AD7768_PWR_MODE_MCLK_DIV(x)
Definition: ad7768.h:102
int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)
Free the resources allocated by no_os_gpio_get().
Definition: no_os_gpio.c:110
Structure holding SPI descriptor.
Definition: no_os_spi.h:177
@ AD7768_CH1
Definition: ad7768.h:178
#define AD7768_DATA_CONTROL_SPI_SYNC_MSK
Definition: ad7768.h:109
#define AD7768_NUM_CHANNELS
Definition: ad7768.h:123
@ AD7768_MODE_A
Definition: ad7768.h:194
int32_t ad7768_spi_read_mask(ad7768_dev *dev, uint8_t reg_addr, uint8_t mask, uint8_t *data)
Definition: ad7768.c:119
int32_t ad7768_get_conv_op(ad7768_dev *dev, ad7768_conv_op *conv_op)
Definition: ad7768.c:410
ad7768_crc_sel crc_sel
Definition: ad7768.h:248
Structure holding the GPIO descriptor.
Definition: no_os_gpio.h:102
@ AD7768_CH7
Definition: ad7768.h:184
@ AD7768_CH6
Definition: ad7768.h:183
@ AD7768_CRC_16_2ND
Definition: ad7768.h:173
#define AD7768_REG_CH_MODE_B
Definition: ad7768.h:54
ad7768_conv_op
Definition: ad7768.h:164
int32_t ad7768_spi_write_mask(ad7768_dev *dev, uint8_t reg_addr, uint8_t mask, uint8_t data)
Definition: ad7768.c:141
@ AD7768_FAST
Definition: ad7768.h:136
const uint8_t standard_pin_ctrl_mode_sel[3][4]
Definition: ad7768.c:50
ad7768_conv_op conv_op
Definition: ad7768.h:247
#define AD7768_MAX_FREQ_PER_MODE
Definition: ad7768.h:122
int32_t ad7768_set_ch_mode(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_mode mode)
Definition: ad7768.c:581
uint8_t pin_spi_input_value
Definition: ad7768.h:240
@ AD7768_CH2
Definition: ad7768.h:179
int32_t no_os_gpio_get(struct no_os_gpio_desc **desc, const struct no_os_gpio_init_param *param)
Obtain the GPIO decriptor.
Definition: no_os_gpio.c:55
@ AD7768_MCLK_DIV_32
Definition: ad7768.h:147
ad7768_ch_state ch_state[8]
Definition: ad7768.h:249
ad7768_ch_mode ch_mode[8]
Definition: ad7768.h:250
int32_t ad7768_get_mode_config(ad7768_dev *dev, ad7768_ch_mode mode, ad7768_filt_type *filt_type, ad7768_dec_rate *dec_rate)
Definition: ad7768.c:553
uint32_t no_os_find_last_set_bit(uint32_t word)
@ AD7768_ONE_SHOT_CONV
Definition: ad7768.h:166
ad7768_power_modes_raw
Definition: ad7768.h:139
int32_t ad7768_get_mclk_div(ad7768_dev *dev, ad7768_mclk_div *clk_div)
Definition: ad7768.c:301
void no_os_free(void *ptr)
Deallocate memory previously allocated by a call to no_os_calloc or no_os_malloc.
Definition: chibios_alloc.c:75
struct ad7768_freq_config freq_cfg[AD7768_MAX_FREQ_PER_MODE]
Definition: ad7768.h:229
int32_t ad7768_set_power_mode(ad7768_dev *dev, ad7768_power_mode mode)
Definition: ad7768.c:229
unsigned int dec_rate
Definition: ad7768.h:224
#define AD7768_DATA_CONTROL_SPI_SYNC
Definition: ad7768.h:110
int32_t ad7768_set_mode_config(ad7768_dev *dev, ad7768_ch_mode mode, ad7768_filt_type filt_type, ad7768_dec_rate dec_rate)
Definition: ad7768.c:525
@ AD7768_SPI_CTRL
Definition: ad7768.h:161
@ AD7768_DEC_X32
Definition: ad7768.h:204
#define AD7768_REG_PWR_MODE
Definition: ad7768.h:56
int32_t ad7768_get_power_mode(ad7768_dev *dev, ad7768_power_mode *mode)
Definition: ad7768.c:266
struct no_os_gpio_desc * gpio_mode3
Definition: ad7768.h:239
struct ad7768_avail_freq avail_freq[AD7768_NUM_POWER_MODES]
Definition: ad7768.h:256
struct no_os_spi_desc * spi_desc
Definition: ad7768.h:233
int32_t no_os_gpio_set_value(struct no_os_gpio_desc *desc, uint8_t value)
Set the value of the specified GPIO.
Definition: no_os_gpio.c:203
struct ad7616_init_param init_param
Definition: ad7616_sdz.c:119
int32_t ad7768_set_ch_mode(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_mode mode)
Definition: ad7768.c:581
@ AD7768_PIN_CTRL
Definition: ad7768.h:160
#define AD7768_INTERFACE_CFG_CRC_SEL(x)
Definition: ad7768.h:114
ad7768_dclk_div
Definition: ad7768.h:152
int32_t ad7768_get_mode_config(ad7768_dev *dev, ad7768_ch_mode mode, ad7768_filt_type *filt_type, ad7768_dec_rate *dec_rate)
Definition: ad7768.c:553
int ad7768_remove(ad7768_dev *dev)
Definition: ad7768.c:922
int32_t ad7768_set_mclk_div(ad7768_dev *dev, ad7768_mclk_div clk_div)
Definition: ad7768.c:283
@ AD7768_MODE_B
Definition: ad7768.h:195
@ AD7768_CH0
Definition: ad7768.h:177
uint8_t pin_spi_input_value
Definition: ad7768.h:270
int32_t no_os_spi_remove(struct no_os_spi_desc *desc)
Free the resources allocated by no_os_spi_init().
Definition: no_os_spi.c:122
@ AD7768_NO_CRC
Definition: ad7768.h:170
int32_t ad7768_spi_read(ad7768_dev *dev, uint8_t reg_addr, uint8_t *reg_data)
Definition: ad7768.c:71
Header file of GPIO Interface.
int32_t ad7768_set_ch_state(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_state state)
Definition: ad7768.c:470
#define AD7768_REG_CH_MODE_A
Definition: ad7768.h:53
unsigned int datalines
Definition: ad7768.h:278
int32_t ad7768_set_mclk_div(ad7768_dev *dev, ad7768_mclk_div clk_div)
Definition: ad7768.c:283
unsigned int datalines
Definition: ad7768.h:254
int32_t ad7768_get_ch_mode(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_mode *mode)
Definition: ad7768.c:609
#define AD7768_CH_STANDBY(x)
Definition: ad7768.h:86
int32_t no_os_spi_init(struct no_os_spi_desc **desc, const struct no_os_spi_init_param *param)
Initialize the SPI communication peripheral.
Definition: no_os_spi.c:58
@ AD7768_DCLK_DIV_4
Definition: ad7768.h:154
int32_t ad7768_spi_read(ad7768_dev *dev, uint8_t reg_addr, uint8_t *reg_data)
Definition: ad7768.c:71
@ AD7768_MEDIAN_MODE
Definition: ad7768.h:141
Header file of utility functions.
unsigned int no_os_hweight32(uint32_t word)
@ AD7768_SLEEP
Definition: ad7768.h:130
#define AD7768_PWR_MODE_SLEEP_MODE
Definition: ad7768.h:98
#define AD7768_REG_CH_MODE_SEL
Definition: ad7768.h:55
int32_t ad7768_get_dclk_div(ad7768_dev *dev, ad7768_dclk_div *clk_div)
Definition: ad7768.c:356
int32_t ad7768_setup_begin(ad7768_dev **device, ad7768_init_param init_param)
Definition: ad7768.c:657
int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc, uint8_t value)
Enable the output direction of the specified GPIO.
Definition: no_os_gpio.c:153
const uint8_t one_shot_pin_ctrl_mode_sel[3][4]
Definition: ad7768.c:57
ad7768_dclk_div dclk_div
Definition: ad7768.h:274
int32_t ad7768_get_crc_sel(ad7768_dev *dev, ad7768_crc_sel *crc_sel)
Definition: ad7768.c:445
int ad7768_set_power_mode_and_sampling_freq(ad7768_dev *dev, enum ad7768_power_modes_raw mode)
Definition: ad7768.c:883
int32_t ad7768_set_dclk_div(ad7768_dev *dev, ad7768_dclk_div clk_div)
Definition: ad7768.c:319
ad7768_sleep_mode
Definition: ad7768.h:128
@ AD7768_CRC_16
Definition: ad7768.h:172
uint8_t gpio_reset_value
Definition: ad7768.h:264
int32_t ad7768_get_ch_state(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_state *state)
Definition: ad7768.c:498
int32_t ad7768_set_ch_state(ad7768_dev *dev, ad7768_ch ch, ad7768_ch_state state)
Definition: ad7768.c:470
Structure holding the parameters for SPI initialization.
Definition: no_os_spi.h:131
@ AD7768_CH5
Definition: ad7768.h:182
#define AD7768_CH_MODE_FILTER_TYPE
Definition: ad7768.h:89
#define AD7768_DATA_CONTROL_SPI_SYNC_CLEAR
Definition: ad7768.h:111