 |
no-OS
|
Loading...
Searching...
No Matches
Go to the documentation of this file.
33#ifndef APP_PARAMETERS_H_
34#define APP_PARAMETERS_H_
36#include <xparameters.h>
38#define UART_BAUDRATE 115200
40#ifdef XPS_BOARD_ZCU102
56#define PHY_RESET (GPIO_OFFSET + 41)
58#define ADRF5020_CTRL_GPIO (GPIO_OFFSET + 34)
59#define MS_SYNC_ENABLE_GPIO (GPIO_OFFSET + 44)
61#define GPIO_2_DEVICE_ID XPAR_AXI_GPIO_2_DEVICE_ID
62#define SPI_2_DEVICE_ID XPAR_AXI_SPI_2_DEVICE_ID
65#define PHY_RESET (GPIO_OFFSET + 55)
68#if defined(PLATFORM_MB)
69#define GPIO_DEVICE_ID XPAR_AXI_GPIO_DEVICE_ID
70#define PHY_SPI_DEVICE_ID XPAR_AXI_SPI_DEVICE_ID
71#define CLK_SPI_DEVICE_ID XPAR_AXI_SPI_DEVICE_ID
72#define UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID
73#define UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR
74#define INTC_DEVICE_ID XPAR_INTC_SINGLE_DEVICE_ID
75#define DDR_CNTRL_BASEADDR XPAR_AXI_DDR_CNTRL_BASEADDR
77#elif defined(PLATFORM_ZYNQMP)
78#define INTC_DEVICE_ID XPAR_SCUGIC_SINGLE_DEVICE_ID
79#define GPIO_DEVICE_ID XPAR_PSU_GPIO_0_DEVICE_ID
80#define PHY_SPI_DEVICE_ID XPAR_PSU_SPI_0_DEVICE_ID
81#define CLK_SPI_DEVICE_ID XPAR_PSU_SPI_1_DEVICE_ID
82#define UART_DEVICE_ID XPAR_XUARTPS_0_DEVICE_ID
83#define UART_IRQ_ID XPAR_XUARTPS_0_INTR
84#define DDR_CNTRL_BASEADDR XPAR_PSU_DDRC_0_BASEADDR
86#elif defined(PLATFORM_ZYNQ)
87#define INTC_DEVICE_ID XPAR_SCUGIC_SINGLE_DEVICE_ID
88#define GPIO_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
89#define PHY_SPI_DEVICE_ID XPAR_PS7_SPI_0_DEVICE_ID
90#define CLK_SPI_DEVICE_ID XPAR_PS7_SPI_1_DEVICE_ID
91#define UART_DEVICE_ID XPAR_XUARTPS_0_DEVICE_ID
92#define UART_IRQ_ID XPAR_XUARTPS_0_INTR
95#error Unsupported platform.
98#define RX_JESD_BASEADDR XPAR_AXI_MXFE_RX_JESD_RX_AXI_BASEADDR
99#define TX_JESD_BASEADDR XPAR_AXI_MXFE_TX_JESD_TX_AXI_BASEADDR
101#ifdef XPAR_AXI_MXFE_RX_XCVR_BASEADDR
102#define RX_XCVR_BASEADDR XPAR_AXI_MXFE_RX_XCVR_BASEADDR
104#ifdef XPAR_AXI_MXFE_TX_XCVR_BASEADDR
105#define TX_XCVR_BASEADDR XPAR_AXI_MXFE_TX_XCVR_BASEADDR
108#ifdef XPAR_RX_MXFE_TPL_CORE_ADC_TPL_CORE_BASEADDR
109#define RX_CORE_BASEADDR XPAR_RX_MXFE_TPL_CORE_ADC_TPL_CORE_BASEADDR
111#define RX_CORE_BASEADDR XPAR_RX_MXFE_TPL_CORE_TPL_CORE_BASEADDR
113#ifdef XPAR_TX_MXFE_TPL_CORE_DAC_TPL_CORE_BASEADDR
114#define TX_CORE_BASEADDR XPAR_TX_MXFE_TPL_CORE_DAC_TPL_CORE_BASEADDR
116#define TX_CORE_BASEADDR XPAR_TX_MXFE_TPL_CORE_TPL_CORE_BASEADDR
119#define RX_DMA_BASEADDR XPAR_AXI_MXFE_RX_DMA_BASEADDR
120#define TX_DMA_BASEADDR XPAR_AXI_MXFE_TX_DMA_BASEADDR
124#define MAX_DAC_BUF_SAMPLES 10000000
125#define MAX_ADC_BUF_SAMPLES 10000000