no-OS
parameters.h
Go to the documentation of this file.
1 /***************************************************************************/
41 #ifndef __PARAMETERS_H__
42 #define __PARAMETERS_H__
43 
44 /******************************************************************************/
45 /***************************** Include Files **********************************/
46 /******************************************************************************/
47 #include <stdio.h>
48 #include <xparameters.h>
49 #include <xil_cache.h>
50 #include <xilinx_uart.h>
51 #include "xilinx_gpio.h"
52 #include "axi_pwm_extra.h"
53 #include "spi_engine.h"
54 
55 /******************************************************************************/
56 /********************** Macros and Constants Definitions **********************/
57 /******************************************************************************/
58 #ifdef _XPARAMETERS_PS_H_
59 #define UART_DEVICE_ID XPAR_XUARTPS_0_DEVICE_ID
60 #define INTC_DEVICE_ID XPAR_SCUGIC_SINGLE_DEVICE_ID
61 
62 #ifdef XPS_BOARD_ZCU102
63 #define UART_IRQ_ID XPAR_XUARTPS_0_INTR
64 #else
65 #define UART_IRQ_ID XPAR_XUARTPS_1_INTR
66 #endif
67 
68 #else // _XPARAMETERS_PS_H_
69 #define UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID
70 #define INTC_DEVICE_ID XPAR_INTC_SINGLE_DEVICE_ID
71 #define UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR
72 #endif // _XPARAMETERS_PS_H_
73 
74 #define UART_BAUDRATE 115200
75 #define UART_EXTRA &uart_extra_ip
76 
77 #define DMA_BASEADDR XPAR_AXI_AD738X_DMA_BASEADDR
78 #define SPI_ENGINE_BASEADDR XPAR_SPI_AD738X_ADC_SPI_AD738X_ADC_AXI_REGMAP_BASEADDR
79 #define RX_CLKGEN_BASEADDR XPAR_SPI_CLKGEN_BASEADDR
80 #define AXI_PWMGEN_BASEADDR XPAR_SPI_TRIGGER_GEN_BASEADDR
81 
82 #define SPI_DEVICE_ID 0
83 #define SPI_CS 0
84 #define SPI_BAUDRATE 80000000
85 #define SPI_EXTRA &spi_eng_init_param
86 
87 #define TRIGGER_PWM_ID 0
88 #define TRIGGER_PERIOD_NS 250
89 #define TRIGGER_DUTY_NS 10
90 #define TRIGGER_PWM_EXTRA &axi_pwm_init_param
91 
92 #define SAMPLES_PER_CHANNEL 1000
93 #define BYTES_PER_SAMPLE 2
94 #define MAX_SIZE_BASE_ADDR (SAMPLES_PER_CHANNEL * 2 * BYTES_PER_SAMPLE)
95 
96 #define DCACHE_INVALIDATE Xil_DCacheInvalidateRange
97 
99 extern struct axi_clkgen_init clkgen_init;
103 
104 #define SPI_OPS &spi_eng_platform_ops
105 #define PWM_OPS &axi_pwm_ops
106 #define UART_OPS &xil_uart_ops
107 #define CLKGEN_INIT &clkgen_init
108 #define OFFLOAD_INIT &spi_engine_offload_init_param
109 
110 
111 #endif /* __PARAMETERS_H__ */
xilinx_uart.h
uart_extra_ip
struct xil_uart_init_param uart_extra_ip
Definition: parameters.c:46
clkgen_init
struct axi_clkgen_init clkgen_init
Definition: common_data.c:86
axi_clkgen_init
Definition: clk_axi_clkgen.h:56
spi_eng_init_param
struct spi_engine_init_param spi_eng_init_param
Definition: parameters.c:61
spi_engine.h
xilinx_gpio.h
xil_uart_init_param
Structure holding the initialization parameters for Xilinx platform specific UART parameters.
Definition: xilinx_uart.h:73
axi_pwm_init_param
Structure holding the initialization parameters for axi PWM.
Definition: axi_pwm_extra.h:56
spi_engine_init_param
Structure containing the init parameters needed by the SPI engine.
Definition: spi_engine.h:89
spi_engine_offload_init_param
Structure containing the init parameters needed by the offload module.
Definition: spi_engine.h:149
axi_pwm_extra.h