no-OS
Macros
parameters.h File Reference

Parameters definition for AD7616-SDZ. More...

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define AD7616_SPI_ENGINE_BASEADDR   XPAR_SPI_AD7616_SPI_AD7616_AXI_REGMAP_BASEADDR
 
#define AD7616_DMA_BASEADDR   XPAR_AXI_AD7616_DMA_BASEADDR
 
#define AD7616_RX_CLKGEN_BASEADDR   XPAR_SPI_CLKGEN_BASEADDR
 
#define AXI_PWMGEN_BASEADDR   XPAR_AXI_PWM_GEN_0_BASEADDR
 
#define SPI_AD7616_CS   0
 
#define GPIO_DEVICE_ID   XPAR_PS7_GPIO_0_DEVICE_ID
 
#define GPIO_OFFSET   32 + 54
 
#define GPIO_ADC_CRCEN   GPIO_OFFSET + 0
 
#define GPIO_ADC_CHSEL0   GPIO_OFFSET + 1
 
#define GPIO_ADC_CHSEL1   GPIO_OFFSET + 2
 
#define GPIO_ADC_CHSEL2   GPIO_OFFSET + 3
 
#define GPIO_ADC_BURST   GPIO_OFFSET + 4
 
#define GPIO_ADC_SEQEN   GPIO_OFFSET + 5
 
#define GPIO_ADC_OS0   GPIO_OFFSET + 6
 
#define GPIO_ADC_OS1   GPIO_OFFSET + 7
 
#define GPIO_ADC_OS2   GPIO_OFFSET + 8
 
#define GPIO_ADC_HW_RNGSEL0   GPIO_OFFSET + 9
 
#define GPIO_ADC_HW_RNGSEL1   GPIO_OFFSET + 10
 
#define GPIO_ADC_RESET_N   GPIO_OFFSET + 11
 
#define ADC_DDR_BASEADDR   XPAR_DDR_MEM_BASEADDR + 0x800000
 

Detailed Description

Parameters definition for AD7616-SDZ.

Author
Antoniu Miclaus (anton.nosp@m.iu.m.nosp@m.iclau.nosp@m.s@an.nosp@m.alog..nosp@m.com)

Copyright 2020(c) Analog Devices, Inc.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  3. Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ AD7616_DMA_BASEADDR

#define AD7616_DMA_BASEADDR   XPAR_AXI_AD7616_DMA_BASEADDR

◆ AD7616_RX_CLKGEN_BASEADDR

#define AD7616_RX_CLKGEN_BASEADDR   XPAR_SPI_CLKGEN_BASEADDR

◆ AD7616_SPI_ENGINE_BASEADDR

#define AD7616_SPI_ENGINE_BASEADDR   XPAR_SPI_AD7616_SPI_AD7616_AXI_REGMAP_BASEADDR

◆ ADC_DDR_BASEADDR

#define ADC_DDR_BASEADDR   XPAR_DDR_MEM_BASEADDR + 0x800000

◆ AXI_PWMGEN_BASEADDR

#define AXI_PWMGEN_BASEADDR   XPAR_AXI_PWM_GEN_0_BASEADDR

◆ GPIO_ADC_BURST

#define GPIO_ADC_BURST   GPIO_OFFSET + 4

◆ GPIO_ADC_CHSEL0

#define GPIO_ADC_CHSEL0   GPIO_OFFSET + 1

◆ GPIO_ADC_CHSEL1

#define GPIO_ADC_CHSEL1   GPIO_OFFSET + 2

◆ GPIO_ADC_CHSEL2

#define GPIO_ADC_CHSEL2   GPIO_OFFSET + 3

◆ GPIO_ADC_CRCEN

#define GPIO_ADC_CRCEN   GPIO_OFFSET + 0

◆ GPIO_ADC_HW_RNGSEL0

#define GPIO_ADC_HW_RNGSEL0   GPIO_OFFSET + 9

◆ GPIO_ADC_HW_RNGSEL1

#define GPIO_ADC_HW_RNGSEL1   GPIO_OFFSET + 10

◆ GPIO_ADC_OS0

#define GPIO_ADC_OS0   GPIO_OFFSET + 6

◆ GPIO_ADC_OS1

#define GPIO_ADC_OS1   GPIO_OFFSET + 7

◆ GPIO_ADC_OS2

#define GPIO_ADC_OS2   GPIO_OFFSET + 8

◆ GPIO_ADC_RESET_N

#define GPIO_ADC_RESET_N   GPIO_OFFSET + 11

◆ GPIO_ADC_SEQEN

#define GPIO_ADC_SEQEN   GPIO_OFFSET + 5

◆ GPIO_DEVICE_ID

#define GPIO_DEVICE_ID   XPAR_PS7_GPIO_0_DEVICE_ID

◆ GPIO_OFFSET

#define GPIO_OFFSET   32 + 54

◆ SPI_AD7616_CS

#define SPI_AD7616_CS   0