adf4153.h File Reference

Header file of adf4153 driver. More...

#include <stdint.h>
#include "no_os_gpio.h"
#include "no_os_spi.h"

Include dependency graph for adf4153.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes
struct	adf4153_settings_t
struct	adf4153_dev
struct	adf4153_init_param

Macros
#define	ADF4153_LE_OUT
#define	ADF4153_LE_LOW
#define	ADF4153_LE_HIGH
#define	ADF4153_CE_OUT
#define	ADF4153_CE_LOW
#define	ADF4153_CE_HIGH
#define	ADF4153_LE2_OUT
#define	ADF4153_LE2_LOW
#define	ADF4153_LE2_HIGH
#define	ADF4153_CE2_OUT
#define	ADF4153_CE2_LOW
#define	ADF4153_CE2_HIGH
#define	ADF4153_CTRL_MASK   0x3
#define	ADF4153_CTRL_N_DIVIDER   0 /* N Divider Register */
#define	ADF4153_CTRL_R_DIVIDER   1 /* R Divider Register */
#define	ADF4153_CTRL_CONTROL   2 /* Control Register */
#define	ADF4153_CTRL_NOISE_SPUR   3 /* Noise and Spur Reg*/
#define	ADF4153_R0_FRAC_OFFSET   2
#define	ADF4153_R0_FRAC_MASK   0xFFFul
#define	ADF4153_R0_FRAC(x)
#define	ADF4153_R0_INT_OFFSET   14
#define	ADF4153_R0_INT_MASK   0x1FFul
#define	ADF4153_R0_INT(x)
#define	ADF4153_R0_FASTLOCK_OFFSET   23
#define	ADF4153_R0_FASTLOCK_MASK   0x1
#define	ADF4153_R0_FASTLOCK(x)
#define	ADF4153_R1_MOD_OFFSET   2
#define	ADF4153_R1_MOD_MASK   0xFFFul
#define	ADF4153_R1_MOD(x)
#define	ADF4153_R1_RCOUNTER_OFFSET   14
#define	ADF4153_R1_RCOUNTER_MASK   0xFul
#define	ADF4153_R1_RCOUNTER(x)
#define	ADF4153_R1_PRESCALE_OFFSET   18
#define	ADF4153_R1_PRESCALE_MASK   0x1ul
#define	ADF4153_R1_PRESCALE(x)
#define	ADF4153_R1_MUXOUT_OFFSET   20
#define	ADF4153_R1_MUXOUT_MASK   0x7
#define	ADF4153_R1_MUXOUT(x)
#define	ADF4153_R1_LOAD_OFFSET   23
#define	ADF4153_R1_LOAD_MASK   0x1
#define	ADF4153_R1_LOAD(x)
#define	ADF4153_R2_COUNTER_RST_OFFSET   2
#define	ADF4153_R2_COUNTER_RST_MASK   0x1ul
#define	ADF4153_R2_COUNTER_RST(x)
#define	ADF4153_R2_CP_3STATE_OFFSET   3
#define	ADF4153_R2_CP_3STATE_MASK   0x1
#define	ADF4153_R2_CP_3STATE(x)
#define	ADF4153_R2_POWER_DOWN_OFFSET   4
#define	ADF4153_R2_POWER_DOWN_MASK   0x1
#define	ADF4153_R2_POWER_DOWN(x)
#define	ADF4153_R2_LDP_OFFSET   5
#define	ADF4153_R2_LDP_MASK   0x1
#define	ADF4153_R2_LDP(x)
#define	ADF4153_R2_PD_POL_OFFSET   6
#define	ADF4153_R2_PD_POL_MASK   0x1
#define	ADF4153_R2_PD_POL(x)
#define	ADF4153_R2_CP_CURRENT_OFFSET   7
#define	ADF4153_R2_CP_CURRENT_MASK   0xF
#define	ADF4153_R2_CP_CURRENT(x)
#define	ADF4153_R2_REF_DOUBLER_OFFSET   11
#define	ADF4153_R2_REF_DOUBLER_MASK   0x1
#define	ADF4153_R2_REF_DOUBLER(x)
#define	ADF4153_R2_RESYNC_OFFSET   12
#define	ADF4153_R2_RESYNC_MASK   0x7
#define	ADF4153_R2_RESYNC(x)
#define	ADF4153_R3_NOISE_SPURG_MASK   0x3C4
#define	ADF4153_R3_NOISE_SPURG(x)
#define	ADF4153_FASTLOCK_DISABLED   0
#define	ADF4153_FASTLOCK_ENABLED   1
#define	ADF4153_PRESCALER_4_5   0
#define	ADF4153_PRESCALER_8_9   1
#define	ADF4153_MUXOUT_THREESTATE   0
#define	ADF4153_MUXOUT_DIGITAL_LOCK   1
#define	ADF4153_MUXOUT_NDIV_OUTPUT   2
#define	ADF4153_MUXOUT_LOGICHIGH   3
#define	ADF4153_MUXOUT_RDIV_OUTPUT   4
#define	ADF4153_MUXOUT_ANALOG_LOCK   5
#define	ADF4153_MUXOUT_FASTLOCK   6
#define	ADF4153_MUXOUT_LOGICLOW   7
#define	ADF4153_LOAD_NORMAL   0
#define	ADF4153_LOAD_RESYNC   1
#define	ADF4153_CR_DISABLED   0
#define	ADF4153_CR_ENABLED   1
#define	ADF4153_CP_DISABLED   0
#define	ADF4153_CP_THREE_STATE   1
#define	ADF4153_PD_DISABLED   0
#define	ADF4153_PD_ENABLED   1
#define	ADF4153_LDP_24   0
#define	ADF4153_LDP_40   1
#define	ADF4153_PD_POL_NEGATIV   0
#define	ADF4153_PD_POL_POSITIVE   1
#define	ADF4153_CP_CURRENT_0_63   0
#define	ADF4153_CP_CURRENT_1_25   1
#define	ADF4153_CP_CURRENT_1_88   2
#define	ADF4153_CP_CURRENT_2_50   3
#define	ADF4153_CP_CURRENT_3_13   4
#define	ADF4153_CP_CURRENT_3_75   5
#define	ADF4153_CP_CURRENT_4_38   6
#define	ADF4153_CP_CURRENT_5_00   7
#define	ADF4153_CP2_CURRENT_0_31   8
#define	ADF4153_CP2_CURRENT_0_63   9
#define	ADF4153_CP2_CURRENT_0_94   10
#define	ADF4153_CP2_CURRENT_1_25   11
#define	ADF4153_CP2_CURRENT_1_57   12
#define	ADF4153_CP2_CURRENT_1_88   13
#define	ADF4153_CP2_CURRENT_2_19   14
#define	ADF4153_CP2_CURRENT_2_50   15
#define	ADF4153_REF_DOUBLER_DIS   0
#define	ADF4153_REF_DOUBLER_EN   1
#define	ADF4153_LOW_SPUR_MODE   0b00000
#define	ADF4153_LOW_NOISE_SPUR   0b11100
#define	ADF4153_LOWEST_NOISE   0b11111

Functions
int8_t	adf4153_init (struct adf4153_dev **device, struct adf4153_init_param init_param)
	Initialize SPI and Initial Values for ADF4106 Board. More...
int32_t	adf4153_remove (struct adf4153_dev *dev)
	Free the resources allocated by adf4153_init(). More...
void	adf4153_update_latch (struct adf4153_dev *dev, uint32_t latch_data)
	Update one of the latch via the SPI interface. More...
uint32_t	adf4153_read_latch (struct adf4153_dev *dev, uint8_t latch_type)
	Return the value of a desired latch. More...
uint64_t	adf4153_set_frequency (struct adf4153_dev *dev, uint64_t frequency)
	Sets the output frequency. More...
uint32_t	adf4153_get_channel_spacing (struct adf4153_dev *dev)
	Return the value of the channel spacing. More...

Detailed Description

Header file of adf4153 driver.

Author

Istvan Csomortani (istva.nosp@m.n.cs.nosp@m.omort.nosp@m.ani@.nosp@m.analo.nosp@m.g.co.nosp@m.m)

Copyright 2013(c) Analog Devices, Inc.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

ADF4153_CE2_HIGH

#define ADF4153_CE2_HIGH

Value:

                                no_os_gpio_set_value(dev->gpio_ce2,        \
                                NO_OS_GPIO_HIGH)

ADF4153_CE2_LOW

#define ADF4153_CE2_LOW

Value:

                                no_os_gpio_set_value(dev->gpio_ce2,        \
                                NO_OS_GPIO_LOW)

ADF4153_CE2_OUT

#define ADF4153_CE2_OUT

Value:

                                no_os_gpio_direction_output(dev->gpio_ce2, \
                                NO_OS_GPIO_HIGH)

ADF4153_CE_HIGH

#define ADF4153_CE_HIGH

Value:

                                no_os_gpio_set_value(dev->gpio_ce,         \
                                NO_OS_GPIO_HIGH)

ADF4153_CE_LOW

#define ADF4153_CE_LOW

Value:

                                no_os_gpio_set_value(dev->gpio_ce,         \
                                NO_OS_GPIO_LOW)

ADF4153_CE_OUT

#define ADF4153_CE_OUT

Value:

                                no_os_gpio_direction_output(dev->gpio_ce,  \
                                NO_OS_GPIO_HIGH)

ADF4153_CP2_CURRENT_0_31

#define ADF4153_CP2_CURRENT_0_31   8

ADF4153_CP2_CURRENT_0_63

#define ADF4153_CP2_CURRENT_0_63   9

ADF4153_CP2_CURRENT_0_94

#define ADF4153_CP2_CURRENT_0_94   10

ADF4153_CP2_CURRENT_1_25

#define ADF4153_CP2_CURRENT_1_25   11

ADF4153_CP2_CURRENT_1_57

#define ADF4153_CP2_CURRENT_1_57   12

ADF4153_CP2_CURRENT_1_88

#define ADF4153_CP2_CURRENT_1_88   13

ADF4153_CP2_CURRENT_2_19

#define ADF4153_CP2_CURRENT_2_19   14

ADF4153_CP2_CURRENT_2_50

#define ADF4153_CP2_CURRENT_2_50   15

ADF4153_CP_CURRENT_0_63

#define ADF4153_CP_CURRENT_0_63   0

ADF4153_CP_CURRENT_1_25

#define ADF4153_CP_CURRENT_1_25   1

ADF4153_CP_CURRENT_1_88

#define ADF4153_CP_CURRENT_1_88   2

ADF4153_CP_CURRENT_2_50

#define ADF4153_CP_CURRENT_2_50   3

ADF4153_CP_CURRENT_3_13

#define ADF4153_CP_CURRENT_3_13   4

ADF4153_CP_CURRENT_3_75

#define ADF4153_CP_CURRENT_3_75   5

ADF4153_CP_CURRENT_4_38

#define ADF4153_CP_CURRENT_4_38   6

ADF4153_CP_CURRENT_5_00

#define ADF4153_CP_CURRENT_5_00   7

ADF4153_CP_DISABLED

#define ADF4153_CP_DISABLED   0

ADF4153_CP_THREE_STATE

#define ADF4153_CP_THREE_STATE   1

ADF4153_CR_DISABLED

#define ADF4153_CR_DISABLED   0

ADF4153_CR_ENABLED

#define ADF4153_CR_ENABLED   1

ADF4153_CTRL_CONTROL

#define ADF4153_CTRL_CONTROL   2 /* Control Register */

ADF4153_CTRL_MASK

#define ADF4153_CTRL_MASK   0x3

ADF4153_CTRL_N_DIVIDER

#define ADF4153_CTRL_N_DIVIDER   0 /* N Divider Register */

ADF4153_CTRL_NOISE_SPUR

#define ADF4153_CTRL_NOISE_SPUR   3 /* Noise and Spur Reg*/

ADF4153_CTRL_R_DIVIDER

#define ADF4153_CTRL_R_DIVIDER   1 /* R Divider Register */

ADF4153_FASTLOCK_DISABLED

#define ADF4153_FASTLOCK_DISABLED   0

ADF4153_FASTLOCK_ENABLED

#define ADF4153_FASTLOCK_ENABLED   1

ADF4153_LDP_24

#define ADF4153_LDP_24   0

ADF4153_LDP_40

#define ADF4153_LDP_40   1

ADF4153_LE2_HIGH

#define ADF4153_LE2_HIGH

Value:

                                no_os_gpio_set_value(dev->gpio_le2,        \
                                NO_OS_GPIO_HIGH)

ADF4153_LE2_LOW

#define ADF4153_LE2_LOW

Value:

                                no_os_gpio_set_value(dev->gpio_le2,        \
                                NO_OS_GPIO_LOW)

ADF4153_LE2_OUT

#define ADF4153_LE2_OUT

Value:

                                no_os_gpio_direction_output(dev->gpio_le2, \
                                NO_OS_GPIO_HIGH)

ADF4153_LE_HIGH

#define ADF4153_LE_HIGH

Value:

                                no_os_gpio_set_value(dev->gpio_le,         \
                                NO_OS_GPIO_HIGH)

ADF4153_LE_LOW

#define ADF4153_LE_LOW

Value:

                                no_os_gpio_set_value(dev->gpio_le,         \
                                NO_OS_GPIO_LOW)

ADF4153_LE_OUT

#define ADF4153_LE_OUT

Value:

                                no_os_gpio_direction_output(dev->gpio_le,  \
                                NO_OS_GPIO_HIGH)

ADF4153_LOAD_NORMAL

#define ADF4153_LOAD_NORMAL   0

ADF4153_LOAD_RESYNC

#define ADF4153_LOAD_RESYNC   1

ADF4153_LOW_NOISE_SPUR

#define ADF4153_LOW_NOISE_SPUR   0b11100

ADF4153_LOW_SPUR_MODE

#define ADF4153_LOW_SPUR_MODE   0b00000

ADF4153_LOWEST_NOISE

#define ADF4153_LOWEST_NOISE   0b11111

ADF4153_MUXOUT_ANALOG_LOCK

#define ADF4153_MUXOUT_ANALOG_LOCK   5

ADF4153_MUXOUT_DIGITAL_LOCK

#define ADF4153_MUXOUT_DIGITAL_LOCK   1

ADF4153_MUXOUT_FASTLOCK

#define ADF4153_MUXOUT_FASTLOCK   6

ADF4153_MUXOUT_LOGICHIGH

#define ADF4153_MUXOUT_LOGICHIGH   3

ADF4153_MUXOUT_LOGICLOW

#define ADF4153_MUXOUT_LOGICLOW   7

ADF4153_MUXOUT_NDIV_OUTPUT

#define ADF4153_MUXOUT_NDIV_OUTPUT   2

ADF4153_MUXOUT_RDIV_OUTPUT

#define ADF4153_MUXOUT_RDIV_OUTPUT   4

ADF4153_MUXOUT_THREESTATE

#define ADF4153_MUXOUT_THREESTATE   0

ADF4153_PD_DISABLED

#define ADF4153_PD_DISABLED   0

ADF4153_PD_ENABLED

#define ADF4153_PD_ENABLED   1

ADF4153_PD_POL_NEGATIV

#define ADF4153_PD_POL_NEGATIV   0

ADF4153_PD_POL_POSITIVE

#define ADF4153_PD_POL_POSITIVE   1

ADF4153_PRESCALER_4_5

#define ADF4153_PRESCALER_4_5   0

ADF4153_PRESCALER_8_9

#define ADF4153_PRESCALER_8_9   1

ADF4153_R0_FASTLOCK

#define ADF4153_R0_FASTLOCK

(

x

)

Value:

                                              ((x) & ADF4153_R0_FASTLOCK_MASK) \
                                              << ADF4153_R0_FASTLOCK_OFFSET

ADF4153_R0_FASTLOCK_MASK

#define ADF4153_R0_FASTLOCK_MASK   0x1

ADF4153_R0_FASTLOCK_OFFSET

#define ADF4153_R0_FASTLOCK_OFFSET   23

ADF4153_R0_FRAC

#define ADF4153_R0_FRAC

(

x

)

Value:

                                              ((x) & ADF4153_R0_FRAC_MASK) \
                                              << ADF4153_R0_FRAC_OFFSET

ADF4153_R0_FRAC_MASK

#define ADF4153_R0_FRAC_MASK   0xFFFul

ADF4153_R0_FRAC_OFFSET

#define ADF4153_R0_FRAC_OFFSET   2

ADF4153_R0_INT

#define ADF4153_R0_INT

(

x

)

Value:

                                              ((x) & ADF4153_R0_INT_MASK) \
                                              << ADF4153_R0_INT_OFFSET

ADF4153_R0_INT_MASK

#define ADF4153_R0_INT_MASK   0x1FFul

ADF4153_R0_INT_OFFSET

#define ADF4153_R0_INT_OFFSET   14

ADF4153_R1_LOAD

#define ADF4153_R1_LOAD

(

x

)

Value:

                                              ((x) & ADF4153_R1_LOAD_MASK) \
                                              << ADF4153_R1_LOAD_OFFSET

ADF4153_R1_LOAD_MASK

#define ADF4153_R1_LOAD_MASK   0x1

ADF4153_R1_LOAD_OFFSET

#define ADF4153_R1_LOAD_OFFSET   23

ADF4153_R1_MOD

#define ADF4153_R1_MOD

(

x

)

Value:

                                              ((x) & ADF4153_R1_MOD_MASK) \
                                              << ADF4153_R1_MOD_OFFSET

ADF4153_R1_MOD_MASK

#define ADF4153_R1_MOD_MASK   0xFFFul

ADF4153_R1_MOD_OFFSET

#define ADF4153_R1_MOD_OFFSET   2

ADF4153_R1_MUXOUT

#define ADF4153_R1_MUXOUT

(

x

)

Value:

                                              ((x) & ADF4153_R1_MUXOUT_MASK) \
                                              << ADF4153_R1_MUXOUT_OFFSET

ADF4153_R1_MUXOUT_MASK

#define ADF4153_R1_MUXOUT_MASK   0x7

ADF4153_R1_MUXOUT_OFFSET

#define ADF4153_R1_MUXOUT_OFFSET   20

ADF4153_R1_PRESCALE

#define ADF4153_R1_PRESCALE

(

x

)

Value:

                                              ((x) & ADF4153_R1_PRESCALE_MASK) \
                                              << ADF4153_R1_PRESCALE_OFFSET

ADF4153_R1_PRESCALE_MASK

#define ADF4153_R1_PRESCALE_MASK   0x1ul

ADF4153_R1_PRESCALE_OFFSET

#define ADF4153_R1_PRESCALE_OFFSET   18

ADF4153_R1_RCOUNTER

#define ADF4153_R1_RCOUNTER

(

x

)

Value:

                                              ((x) & ADF4153_R1_RCOUNTER_MASK) \
                                              << ADF4153_R1_RCOUNTER_OFFSET

ADF4153_R1_RCOUNTER_MASK

#define ADF4153_R1_RCOUNTER_MASK   0xFul

ADF4153_R1_RCOUNTER_OFFSET

#define ADF4153_R1_RCOUNTER_OFFSET   14

ADF4153_R2_COUNTER_RST

#define ADF4153_R2_COUNTER_RST

(

x

)

Value:

                                               ((x) & ADF4153_R2_COUNTER_RST_MASK)\
                                               << ADF4153_R2_COUNTER_RST_OFFSET

ADF4153_R2_COUNTER_RST_MASK

#define ADF4153_R2_COUNTER_RST_MASK   0x1ul

ADF4153_R2_COUNTER_RST_OFFSET

#define ADF4153_R2_COUNTER_RST_OFFSET   2

ADF4153_R2_CP_3STATE

#define ADF4153_R2_CP_3STATE

(

x

)

Value:

                                               ((x) & ADF4153_R2_CP_3STATE_MASK) \
                                               << ADF4153_R2_CP_3STATE_OFFSET

ADF4153_R2_CP_3STATE_MASK

#define ADF4153_R2_CP_3STATE_MASK   0x1

ADF4153_R2_CP_3STATE_OFFSET

#define ADF4153_R2_CP_3STATE_OFFSET   3

ADF4153_R2_CP_CURRENT

#define ADF4153_R2_CP_CURRENT

(

x

)

Value:

                                               ((x) & ADF4153_R2_CP_CURRENT_MASK) \
                                               << ADF4153_R2_CP_CURRENT_OFFSET

ADF4153_R2_CP_CURRENT_MASK

#define ADF4153_R2_CP_CURRENT_MASK   0xF

ADF4153_R2_CP_CURRENT_OFFSET

#define ADF4153_R2_CP_CURRENT_OFFSET   7

ADF4153_R2_LDP

#define ADF4153_R2_LDP

(

x

)

Value:

                                               ((x) & ADF4153_R2_LDP_MASK) \
                                               << ADF4153_R2_LDP_OFFSET

ADF4153_R2_LDP_MASK

#define ADF4153_R2_LDP_MASK   0x1

ADF4153_R2_LDP_OFFSET

#define ADF4153_R2_LDP_OFFSET   5

ADF4153_R2_PD_POL

#define ADF4153_R2_PD_POL

(

x

)

Value:

                                               ((x) & ADF4153_R2_PD_POL_MASK) \
                                               << ADF4153_R2_PD_POL_OFFSET

ADF4153_R2_PD_POL_MASK

#define ADF4153_R2_PD_POL_MASK   0x1

ADF4153_R2_PD_POL_OFFSET

#define ADF4153_R2_PD_POL_OFFSET   6

ADF4153_R2_POWER_DOWN

#define ADF4153_R2_POWER_DOWN

(

x

)

Value:

                                               ((x) & ADF4153_R2_POWER_DOWN_MASK) \
                                               <<   ADF4153_R2_POWER_DOWN_OFFSET

ADF4153_R2_POWER_DOWN_MASK

#define ADF4153_R2_POWER_DOWN_MASK   0x1

ADF4153_R2_POWER_DOWN_OFFSET

#define ADF4153_R2_POWER_DOWN_OFFSET   4

ADF4153_R2_REF_DOUBLER

#define ADF4153_R2_REF_DOUBLER

(

x

)

Value:

                                              ((x) & ADF4153_R2_REF_DOUBLER_MASK)\
                                              << ADF4153_R2_REF_DOUBLER_OFFSET

ADF4153_R2_REF_DOUBLER_MASK

#define ADF4153_R2_REF_DOUBLER_MASK   0x1

ADF4153_R2_REF_DOUBLER_OFFSET

#define ADF4153_R2_REF_DOUBLER_OFFSET   11

ADF4153_R2_RESYNC

#define ADF4153_R2_RESYNC

(

x

)

Value:

                                              ((x) & ADF4153_R2_RESYNC_MASK) \
                                              << ADF4153_R2_RESYNC_OFFSET

ADF4153_R2_RESYNC_MASK

#define ADF4153_R2_RESYNC_MASK   0x7

ADF4153_R2_RESYNC_OFFSET

#define ADF4153_R2_RESYNC_OFFSET   12

ADF4153_R3_NOISE_SPURG

#define ADF4153_R3_NOISE_SPURG

(

x

)

Value:

                                              ( (((x) << 0x2) & 0x7) | \
                                              (((x) >> 0x1) << 0x6) ) &\
                                               ADF4153_R3_NOISE_SPURG_MASK

ADF4153_R3_NOISE_SPURG_MASK

#define ADF4153_R3_NOISE_SPURG_MASK   0x3C4

ADF4153_REF_DOUBLER_DIS

#define ADF4153_REF_DOUBLER_DIS   0

ADF4153_REF_DOUBLER_EN

#define ADF4153_REF_DOUBLER_EN   1

Function Documentation

adf4153_get_channel_spacing()

uint32_t adf4153_get_channel_spacing

(

struct adf4153_dev *

dev

)

Return the value of the channel spacing.

Parameters

dev	- The device structure.

Returns

calculatedFrequency - The actual frequency value that was set.

adf4153_init()

int8_t adf4153_init	(	struct adf4153_dev **	device,
		struct adf4153_init_param	init_param
	)

Initialize SPI and Initial Values for ADF4106 Board.

Parameters

device	- The device structure.
init_param	- The structure that contains the device initial parameters.

Returns

success

adf4153_read_latch()

uint32_t adf4153_read_latch	(	struct adf4153_dev *	dev,
		uint8_t	latch_type
	)

Return the value of a desired latch.

Parameters

dev	- The device structure.
latch_type	- the type of the latch: 0 - 'ADF4153_CTRL_N_DIVIDER' 1 - 'ADF4153_CTRL_R_DIVIDER' 2 - 'ADF4153_CTRL_CONTROL' 3 - 'ADF4153_CTRL_NOISE_SPUR'

Returns

latchValue - the value of the desired latch

adf4153_remove()

int32_t adf4153_remove

(

struct adf4153_dev *

dev

)

Free the resources allocated by adf4153_init().

Parameters

dev	- The device structure.

Returns

0 in case of success, negative error code otherwise.

adf4153_set_frequency()

uint64_t adf4153_set_frequency	(	struct adf4153_dev *	dev,
		uint64_t	frequency
	)

Sets the output frequency.

Parameters

dev	- The device structure.
frequency	- The desired frequency value.

Returns

calculatedFrequency - The actual frequency value that was set.

adf4153_update_latch()

void adf4153_update_latch	(	struct adf4153_dev *	dev,
		uint32_t	latch_data
	)

Update one of the latch via the SPI interface.

Parameters

dev	- The device structure.
latch_data	- the data which will be written to the latch

Returns

Here is the caller graph for this function: