adpd410x.h

Go to the documentation of this file.

/***************************************************************************/
#ifndef ADPD410X_H_
#define ADPD410X_H_
 
/******************************************************************************/
/***************************** Include Files **********************************/
/******************************************************************************/
 
#include <stdbool.h>
#include "no_os_spi.h"
#include "no_os_i2c.h"
#include "no_os_gpio.h"
 
/******************************************************************************/
/********************** Macros and Constants Definitions **********************/
/******************************************************************************/
 
#define ADPD410X_REG_FIFO_STATUS    0x0000
#define ADPD410X_REG_INT_STATUS_DATA    0x0001
#define ADPD410X_REG_INT_STATUS_LEV0    0x0002
#define ADPD410X_REG_INT_STATUS_LEV1    0x0003
#define ADPD410X_REG_FIFO_TH        0x0006
#define ADPD410X_REG_INT_ACLEAR     0x0007
#define ADPD410X_REG_CHIP_ID        0x0008
#define ADPD410X_REG_OSC32M     0x0009
#define ADPD410X_REG_OSC32M_CAL     0x000A
#define ADPD410X_REG_OSC1M      0x000B
#define ADPD410X_REG_OSC32K     0x000C
#define ADPD410X_REG_TS_FREQ        0x000D
#define ADPD410X_REG_TS_FREQH       0x000E
#define ADPD410X_REG_SYS_CTL        0x000F
#define ADPD410X_REG_OPMODE             0x0010
#define ADPD410X_REG_STAMP_L            0x0011
#define ADPD410X_REG_STAMP_H            0x0012
#define ADPD410X_REG_STAMPDELTA         0x0013
#define ADPD410X_REG_INT_ENABLE_XD      0x0014
#define ADPD410X_REG_INT_ENABLE_YD      0x0015
#define ADPD410X_REG_INT_ENABLE_XL0     0x0016
#define ADPD410X_REG_INT_ENABLE_XL1 0x0017
#define ADPD410X_REG_INT_ENABLE_YL0 0x001a
#define ADPD410X_REG_INT_ENABLE_YL1 0x001b
#define ADPD410X_REG_FIFO_STATUS_BYTES  0x001e
#define ADPD410X_REG_INPUT_SLEEP        0x0020
#define ADPD410X_REG_INPUT_CFG          0x0021
#define ADPD410X_REG_GPIO_CFG           0x0022
#define ADPD410X_REG_GPIO01             0x0023
#define ADPD410X_REG_GPIO23             0x0024
#define ADPD410X_REG_GPIO_IN            0x0025
#define ADPD410X_REG_GPIO_EXT           0x0026
#define ADPD410X_REG_DATA_HOLD_FLAG     0x002E
#define ADPD410X_REG_FIFO_DATA          0x002F
#define ADPD410X_REG_SIGNAL1_L(ts)      (0x0030 + (ts) * 0x08)
#define ADPD410X_REG_SIGNAL1_H(ts)      (0x0031 + (ts) * 0x08)
#define ADPD410X_REG_SIGNAL2_L(ts)      (0x0032 + (ts) * 0x08)
#define ADPD410X_REG_SIGNAL2_H(ts)      (0x0033 + (ts) * 0x08)
#define ADPD410X_REG_DARK1_L(ts)        (0x0034 + (ts) * 0x08)
#define ADPD410X_REG_DARK1_H(ts)        (0x0035 + (ts) * 0x08)
#define ADPD410X_REG_DARK2_L(ts)        (0x0036 + (ts) * 0x08)
#define ADPD410X_REG_DARK2_H(ts)        (0x0037 + (ts) * 0x08)
#define ADPD410X_REG_IO_ADJUST          0x00B4
#define ADPD410X_REG_I2C_KEY            0x00B6
#define ADPD410X_REG_I2C_ADDR           0x00B7
#define ADPD410X_REG_TS_CTRL(ts)        (0x0100 + (ts) * 0x20)
#define ADPD410X_REG_TS_PATH(ts)        (0x0101 + (ts) * 0x20)
#define ADPD410X_REG_INPUTS(ts)         (0x0102 + (ts) * 0x20)
#define ADPD410X_REG_CATHODE(ts)        (0x0103 + (ts) * 0x20)
#define ADPD410X_REG_AFE_TRIM(ts)       (0x0104 + (ts) * 0x20)
#define ADPD410X_REG_LED_POW12(ts)      (0x0105 + (ts) * 0x20)
#define ADPD410X_REG_LED_POW34(ts)      (0x0106 + (ts) * 0x20)
#define ADPD410X_REG_COUNTS(ts)         (0x0107 + (ts) * 0x20)
#define ADPD410X_REG_PERIOD(ts)         (0x0108 + (ts) * 0x20)
#define ADPD410X_REG_LED_PULSE(ts)      (0x0109 + (ts) * 0x20)
#define ADPD410X_REG_INTEG_WIDTH(ts)    (0x010A + (ts) * 0x20)
#define ADPD410X_REG_INTEG_OFFSET(ts)   (0x010B + (ts) * 0x20)
#define ADPD410X_REG_MOD_PULSE(ts)      (0x010C + (ts) * 0x20)
#define ADPD410X_REG_PATTERN(ts)        (0x010D + (ts) * 0x20)
#define ADPD410X_REG_ADC_OFF1(ts)       (0x010E + (ts) * 0x20)
#define ADPD410X_REG_ADC_OFF2(ts)       (0x010F + (ts) * 0x20)
#define ADPD410X_REG_DATA1(ts)          (0x0110 + (ts) * 0x20)
#define ADPD410X_REG_DATA2(ts)          (0x0111 + (ts) * 0x20)
#define ADPD410X_REG_DECIMATE(ts)       (0x0112 + (ts) * 0x20)
#define ADPD410X_REG_DIGINT_LIT(ts)     (0x0113 + (ts) * 0x20)
#define ADPD410X_REG_DIGINT_DARK(ts)    (0x0114 + (ts) * 0x20)
#define ADPD410X_REG_THRESH_CFG(ts)     (0x0115 + (ts) * 0x20)
#define ADPD410X_REG_THRESH0(ts)        (0x0116 + (ts) * 0x20)
#define ADPD410X_REG_THRESH1(ts)        (0x0117 + (ts) * 0x20)
 
 
/* ADPD410X_REG_FIFO_STATUS */
#define BITP_INT_STATUS_FIFO_FIFO_BYTE_COUNT        0
#define BITP_INT_STATUS_FIFO_INT_FIFO_OFLOW         13
#define BITP_INT_STATUS_FIFO_INT_FIFO_UFLOW         14
#define BITP_INT_STATUS_FIFO_CLEAR_FIFO             15
#define BITM_INT_STATUS_FIFO_FIFO_BYTE_COUNT        0x07ff
#define BITM_INT_STATUS_FIFO_INT_FIFO_OFLOW         0x2000
#define BITM_INT_STATUS_FIFO_INT_FIFO_UFLOW         0x4000
#define BITM_INT_STATUS_FIFO_CLEAR_FIFO             0x8000
 
 
/* ADPD410X_REG_INT_STATUS_DATA */
#define BITP_INT_STATUS_DATA_INT_DATA_A             0
#define BITP_INT_STATUS_DATA_INT_DATA_B             1
#define BITP_INT_STATUS_DATA_INT_DATA_C             2
#define BITP_INT_STATUS_DATA_INT_DATA_D             3
#define BITP_INT_STATUS_DATA_INT_DATA_E             4
#define BITP_INT_STATUS_DATA_INT_DATA_F             5
#define BITP_INT_STATUS_DATA_INT_DATA_G             6
#define BITP_INT_STATUS_DATA_INT_DATA_H             7
#define BITP_INT_STATUS_DATA_INT_DATA_I             8
#define BITP_INT_STATUS_DATA_INT_DATA_J             9
#define BITP_INT_STATUS_DATA_INT_DATA_K             10
#define BITP_INT_STATUS_DATA_INT_DATA_L             11
#define BITP_INT_STATUS_DATA_INT_FIFO_TH            15
#define BITM_INT_STATUS_DATA_INT_DATA_A             0x0001
#define BITM_INT_STATUS_DATA_INT_DATA_B             0x0002
#define BITM_INT_STATUS_DATA_INT_DATA_C             0x0004
#define BITM_INT_STATUS_DATA_INT_DATA_D             0x0008
#define BITM_INT_STATUS_DATA_INT_DATA_E             0x0010
#define BITM_INT_STATUS_DATA_INT_DATA_F             0x0020
#define BITM_INT_STATUS_DATA_INT_DATA_G             0x0040
#define BITM_INT_STATUS_DATA_INT_DATA_H             0x0080
#define BITM_INT_STATUS_DATA_INT_DATA_I             0x0100
#define BITM_INT_STATUS_DATA_INT_DATA_J             0x0200
#define BITM_INT_STATUS_DATA_INT_DATA_K             0x0400
#define BITM_INT_STATUS_DATA_INT_DATA_L             0x0800
#define BITM_INT_STATUS_DATA_INT_FIFO_TH            0x8000
 
/* ADPD410X_REG_INT_STATUS_LEV0 */
#define BITP_INT_STATUS_LEV0_INT_LEV0_A             0
#define BITP_INT_STATUS_LEV0_INT_LEV0_B             1
#define BITP_INT_STATUS_LEV0_INT_LEV0_C             2
#define BITP_INT_STATUS_LEV0_INT_LEV0_D             3
#define BITP_INT_STATUS_LEV0_INT_LEV0_E             4
#define BITP_INT_STATUS_LEV0_INT_LEV0_F             5
#define BITP_INT_STATUS_LEV0_INT_LEV0_G             6
#define BITP_INT_STATUS_LEV0_INT_LEV0_H             7
#define BITP_INT_STATUS_LEV0_INT_LEV0_I             8
#define BITP_INT_STATUS_LEV0_INT_LEV0_J             9
#define BITP_INT_STATUS_LEV0_INT_LEV0_K             10
#define BITP_INT_STATUS_LEV0_INT_LEV0_L             11
#define BITM_INT_STATUS_LEV0_INT_LEV0_A             0x0001
#define BITM_INT_STATUS_LEV0_INT_LEV0_B             0x0002
#define BITM_INT_STATUS_LEV0_INT_LEV0_C             0x0004
#define BITM_INT_STATUS_LEV0_INT_LEV0_D             0x0008
#define BITM_INT_STATUS_LEV0_INT_LEV0_E             0x0010
#define BITM_INT_STATUS_LEV0_INT_LEV0_F             0x0020
#define BITM_INT_STATUS_LEV0_INT_LEV0_G             0x0040
#define BITM_INT_STATUS_LEV0_INT_LEV0_H             0x0080
#define BITM_INT_STATUS_LEV0_INT_LEV0_I             0x0100
#define BITM_INT_STATUS_LEV0_INT_LEV0_J             0x0200
#define BITM_INT_STATUS_LEV0_INT_LEV0_K             0x0400
#define BITM_INT_STATUS_LEV0_INT_LEV0_L             0x0800
 
/* ADPD410X_REG_INT_STATUS_LEV1 */
#define BITP_INT_STATUS_LEV1_INT_LEV1_A             0
#define BITP_INT_STATUS_LEV1_INT_LEV1_B             1
#define BITP_INT_STATUS_LEV1_INT_LEV1_C             2
#define BITP_INT_STATUS_LEV1_INT_LEV1_D             3
#define BITP_INT_STATUS_LEV1_INT_LEV1_E             4
#define BITP_INT_STATUS_LEV1_INT_LEV1_F             5
#define BITP_INT_STATUS_LEV1_INT_LEV1_G             6
#define BITP_INT_STATUS_LEV1_INT_LEV1_H             7
#define BITP_INT_STATUS_LEV1_INT_LEV1_I             8
#define BITP_INT_STATUS_LEV1_INT_LEV1_J             9
#define BITP_INT_STATUS_LEV1_INT_LEV1_K             10
#define BITP_INT_STATUS_LEV1_INT_LEV1_L             11
#define BITM_INT_STATUS_LEV1_INT_LEV1_A             0x0001
#define BITM_INT_STATUS_LEV1_INT_LEV1_B             0x0002
#define BITM_INT_STATUS_LEV1_INT_LEV1_C             0x0004
#define BITM_INT_STATUS_LEV1_INT_LEV1_D             0x0008
#define BITM_INT_STATUS_LEV1_INT_LEV1_E             0x0010
#define BITM_INT_STATUS_LEV1_INT_LEV1_F             0x0020
#define BITM_INT_STATUS_LEV1_INT_LEV1_G             0x0040
#define BITM_INT_STATUS_LEV1_INT_LEV1_H             0x0080
#define BITM_INT_STATUS_LEV1_INT_LEV1_I             0x0100
#define BITM_INT_STATUS_LEV1_INT_LEV1_J             0x0200
#define BITM_INT_STATUS_LEV1_INT_LEV1_K             0x0400
#define BITM_INT_STATUS_LEV1_INT_LEV1_L             0x0800
 
 
/* ADPD410X_REG_FIFO_TH */
#define BITP_FIFO_CTL_FIFO_TH                       0
#define BITM_FIFO_CTL_FIFO_TH                       0x03ff
 
/* ADPD410X_REG_INT_ACLEAR */
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_A           0
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_B           1
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_C           2
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_D           3
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_E           4
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_F           5
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_G           6
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_H           7
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_I           8
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_J           9
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_K           10
#define BITP_INT_ACLEAR_INT_ACLEAR_DATA_L           11
#define BITP_INT_ACLEAR_INT_ACLEAR_FIFO             15
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_A           0x0001
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_B           0x0002
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_C           0x0004
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_D           0x0008
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_E           0x0010
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_F           0x0020
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_G           0x0040
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_H           0x0080
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_I           0x0100
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_J           0x0200
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_K           0x0400
#define BITM_INT_ACLEAR_INT_ACLEAR_DATA_L           0x0800
#define BITM_INT_ACLEAR_INT_ACLEAR_FIFO             0x8000
 
/* ADPD410X_REG_CHIP_ID */
#define BITP_CHIP_ID                                0
#define BITP_CHIP_VERSION                           8
#define BITM_CHIP_ID                                0x00ff
#define BITM_CHIP_VERSION                           0xff00
#define ADPD410X_CHIP_ID                0xC2
 
/* ADPD410X_REG_OSC32M */
#define BITP_OSC32M_OSC_32M_FREQ_ADJ                0
#define BITM_OSC32M_OSC_32M_FREQ_ADJ                0x00ff
 
/* ADPD410X_REG_OSC32M_CAL */
#define BITP_OSC32M_CAL_OSC_32M_CAL_COUNT           0
#define BITP_OSC32M_CAL_OSC_32M_CAL_START           15
#define BITM_OSC32M_CAL_OSC_32M_CAL_COUNT           0x7fff
#define BITM_OSC32M_CAL_OSC_32M_CAL_START           0x8000
 
/* ADPD410X_REG_OSC1M */
#define BITP_OSC1M_OSC_1M_FREQ_ADJ                  0
#define BITP_OSC1M_OSC_CLK_CAL_ENA                  10
#define BITM_OSC1M_OSC_1M_FREQ_ADJ                  0x03ff
#define BITM_OSC1M_OSC_CLK_CAL_ENA                  0x0400
 
/* ADPD410X_REG_OSC32K */
#define BITP_OSC32K_OSC_32K_ADJUST                  0
#define BITP_OSC32K_CAPTURE_TIMESTAMP               15
#define BITM_OSC32K_OSC_32K_ADJUST                  0x003f
#define BITM_OSC32K_CAPTURE_TIMESTAMP               0x8000
 
/* ADPD410X_REG_TS_FREQ */
#define BITP_TS_FREQ_TIMESLOT_PERIOD_L              0
#define BITM_TS_FREQ_TIMESLOT_PERIOD_L              0xffff
 
/* ADPD410X_REG_TS_FREQH */
#define BITP_TS_FREQH_TIMESLOT_PERIOD_H             0
#define BITM_TS_FREQH_TIMESLOT_PERIOD_H             0x007f
 
/* ADPD410X_REG_SYS_CTL */
#define BITP_SYS_CTL_OSC_32K_EN                     0
#define BITP_SYS_CTL_OSC_1M_EN                      1
#define BITP_SYS_CTL_LFOSC_SEL                      2
#define BITP_SYS_CTL_RANDOM_SLEEP                   3
#define BITP_SYS_CTL_GO_SLEEP                       4
#define BITP_SYS_CTL_ALT_CLK_GPIO                   6
#define BITP_SYS_CTL_ALT_CLOCKS                     8
#define BITP_SYS_CTL_SW_RESET                       15
#define BITM_SYS_CTL_OSC_32K_EN                     0x0001
#define BITM_SYS_CTL_OSC_1M_EN                      0x0002
#define BITM_SYS_CTL_LFOSC_SEL                      0x0004
#define BITM_SYS_CTL_RANDOM_SLEEP                   0x0008
#define BITM_SYS_CTL_GO_SLEEP                       0x0010
#define BITM_SYS_CTL_ALT_CLK_GPIO                   0x00c0
#define BITM_SYS_CTL_ALT_CLOCKS                     0x0300
#define BITM_SYS_CTL_SW_RESET                       0x8000
 
/* ADPD410X_REG_OPMODE */
#define BITP_OPMODE_OP_MODE                         0
#define BITP_OPMODE_TIMESLOT_EN                     8
#define BITM_OPMODE_OP_MODE                         0x0001
#define BITM_OPMODE_TIMESLOT_EN                     0x0f00
 
/* ADPD410X_REG_STAMP_L */
#define BITP_STAMP_L_TIMESTAMP_COUNT_L              0
#define BITM_STAMP_L_TIMESTAMP_COUNT_L              0xffff
 
/* ADPD410X_REG_STAMP_H */
#define BITP_STAMP_H_TIMESTAMP_COUNT_H              0
#define BITM_STAMP_H_TIMESTAMP_COUNT_H              0xffff
 
/* ADPD410X_REG_STAMPDELTA */
#define BITP_STAMPDELTA_TIMESTAMP_SLOT_DELTA        0
#define BITM_STAMPDELTA_TIMESTAMP_SLOT_DELTA        0xffff
 
/* ADPD410X_REG_INT_ENABLE_XD */
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_A           0
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_B           1
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_C           2
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_D           3
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_E           4
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_F           5
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_G           6
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_H           7
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_I           8
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_J           9
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_K           10
#define BITP_INT_ENABLE_XD_INTX_EN_DATA_L           11
#define BITP_INT_ENABLE_XD_INTX_EN_FIFO_OFLOW       13
#define BITP_INT_ENABLE_XD_INTX_EN_FIFO_UFLOW       14
#define BITP_INT_ENABLE_XD_INTX_EN_FIFO_TH          15
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_A           0x0001
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_B           0x0002
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_C           0x0004
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_D           0x0008
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_E           0x0010
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_F           0x0020
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_G           0x0040
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_H           0x0080
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_I           0x0100
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_J           0x0200
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_K           0x0400
#define BITM_INT_ENABLE_XD_INTX_EN_DATA_L           0x0800
#define BITM_INT_ENABLE_XD_INTX_EN_FIFO_OFLOW       0x2000
#define BITM_INT_ENABLE_XD_INTX_EN_FIFO_UFLOW       0x4000
#define BITM_INT_ENABLE_XD_INTX_EN_FIFO_TH          0x8000
 
/* ADPD410X_REG_INT_ENABLE_YD */
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_A           0
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_B           1
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_C           2
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_D           3
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_E           4
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_F           5
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_G           6
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_H           7
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_I           8
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_J           9
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_K           10
#define BITP_INT_ENABLE_YD_INTY_EN_DATA_L           11
#define BITP_INT_ENABLE_YD_INTY_EN_FIFO_OFLOW       13
#define BITP_INT_ENABLE_YD_INTY_EN_FIFO_UFLOW       14
#define BITP_INT_ENABLE_YD_INTY_EN_FIFO_TH          15
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_A           0x0001
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_B           0x0002
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_C           0x0004
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_D           0x0008
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_E           0x0010
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_F           0x0020
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_G           0x0040
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_H           0x0080
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_I           0x0100
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_J           0x0200
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_K           0x0400
#define BITM_INT_ENABLE_YD_INTY_EN_DATA_L           0x0800
#define BITM_INT_ENABLE_YD_INTY_EN_FIFO_OFLOW       0x2000
#define BITM_INT_ENABLE_YD_INTY_EN_FIFO_UFLOW       0x4000
#define BITM_INT_ENABLE_YD_INTY_EN_FIFO_TH          0x8000
 
/* ADPD410X_REG_INT_ENABLE_XL0 */
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_A          0
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_B          1
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_C          2
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_D          3
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_E          4
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_F          5
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_G          6
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_H          7
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_I          8
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_J          9
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_K          10
#define BITP_INT_ENABLE_XL0_INTX_EN_LEV0_L          11
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_A          0x0001
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_B          0x0002
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_C          0x0004
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_D          0x0008
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_E          0x0010
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_F          0x0020
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_G          0x0040
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_H          0x0080
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_I          0x0100
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_J          0x0200
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_K          0x0400
#define BITM_INT_ENABLE_XL0_INTX_EN_LEV0_L          0x0800
 
/* ADPD410X_REG_INT_ENABLE_XL1 */
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_A          0
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_B          1
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_C          2
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_D          3
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_E          4
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_F          5
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_G          6
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_H          7
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_I          8
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_J          9
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_K          10
#define BITP_INT_ENABLE_XL1_INTX_EN_LEV1_L          11
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_A          0x0001
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_B          0x0002
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_C          0x0004
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_D          0x0008
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_E          0x0010
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_F          0x0020
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_G          0x0040
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_H          0x0080
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_I          0x0100
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_J          0x0200
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_K          0x0400
#define BITM_INT_ENABLE_XL1_INTX_EN_LEV1_L          0x0800
 
/* ADPD410X_REG_INT_ENABLE_YL0 */
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_A          0
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_B          1
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_C          2
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_D          3
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_E          4
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_F          5
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_G          6
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_H          7
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_I          8
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_J          9
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_K          10
#define BITP_INT_ENABLE_YL0_INTY_EN_LEV0_L          11
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_A          0x0001
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_B          0x0002
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_C          0x0004
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_D          0x0008
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_E          0x0010
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_F          0x0020
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_G          0x0040
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_H          0x0080
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_I          0x0100
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_J          0x0200
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_K          0x0400
#define BITM_INT_ENABLE_YL0_INTY_EN_LEV0_L          0x0800
 
/* ADPD410X_REG_INT_ENABLE_YL1 */
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_A          0
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_B          1
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_C          2
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_D          3
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_E          4
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_F          5
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_G          6
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_H          7
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_I          8
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_J          9
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_K          10
#define BITP_INT_ENABLE_YL1_INTY_EN_LEV1_L          11
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_A          0x0001
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_B          0x0002
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_C          0x0004
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_D          0x0008
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_E          0x0010
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_F          0x0020
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_G          0x0040
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_H          0x0080
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_I          0x0100
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_J          0x0200
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_K          0x0400
#define BITM_INT_ENABLE_YL1_INTY_EN_LEV1_L          0x0800
 
/* ADPD410X_REG_FIFO_STATUS_BYTES */
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_SUM         0
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_D1          1
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_D2          2
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_L0          3
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_L1          4
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_LX          5
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_TS1         6
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_TS2         7
#define BITP_FIFO_STATUS_BYTES_ENA_STAT_TSX         8
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_SUM         0x0001
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_D1          0x0002
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_D2          0x0004
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_L0          0x0008
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_L1          0x0010
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_LX          0x0020
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_TS1         0x0040
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_TS2         0x0080
#define BITM_FIFO_STATUS_BYTES_ENA_STAT_TSX         0x0100
 
/* ADPD410X_REG_INPUT_SLEEP */
#define BITP_INPUT_SLEEP_INP_SLEEP_12               0
#define BITP_INPUT_SLEEP_INP_SLEEP_34               4
#define BITP_INPUT_SLEEP_INP_SLEEP_56               8
#define BITP_INPUT_SLEEP_INP_SLEEP_78               12
#define BITM_INPUT_SLEEP_INP_SLEEP_12               0x000f
#define BITM_INPUT_SLEEP_INP_SLEEP_34               0x00f0
#define BITM_INPUT_SLEEP_INP_SLEEP_56               0x0f00
#define BITM_INPUT_SLEEP_INP_SLEEP_78               0xf000
 
/* ADPD410X_REG_INPUT_CFG */
#define BITP_INPUT_CFG_PAIR12                       0
#define BITP_INPUT_CFG_PAIR34                       1
#define BITP_INPUT_CFG_PAIR56                       2
#define BITP_INPUT_CFG_PAIR78                       3
#define BITP_INPUT_CFG_VC1_SLEEP                    4
#define BITP_INPUT_CFG_VC2_SLEEP                    6
#define BITM_INPUT_CFG_PAIR12                       0
#define BITM_INPUT_CFG_PAIR34                       0x0002
#define BITM_INPUT_CFG_PAIR56                       0x0004
#define BITM_INPUT_CFG_PAIR78                       0x0008
#define BITM_INPUT_CFG_VC1_SLEEP                    0x0030
#define BITM_INPUT_CFG_VC2_SLEEP                    0x00c0
 
/* ADPD410X_REG_GPIO_CFG */
#define BITP_GPIO_CFG_GPIO_PIN_CFG0                 0
#define BITP_GPIO_CFG_GPIO_PIN_CFG1                 3
#define BITP_GPIO_CFG_GPIO_PIN_CFG2                 6
#define BITP_GPIO_CFG_GPIO_PIN_CFG3                 9
#define BITP_GPIO_CFG_GPIO_DRV                      12
#define BITP_GPIO_CFG_GPIO_SLEW                     14
#define BITM_GPIO_CFG_GPIO_PIN_CFG0                 0x0007
#define BITM_GPIO_CFG_GPIO_PIN_CFG1                 0x0038
#define BITM_GPIO_CFG_GPIO_PIN_CFG2                 0x01c0
#define BITM_GPIO_CFG_GPIO_PIN_CFG3                 0x0e00
#define BITM_GPIO_CFG_GPIO_DRV                      0x3000
#define BITM_GPIO_CFG_GPIO_SLEW                     0xc000
 
/* ADPD410X_REG_GPIO01 */
#define BITP_GPIO01_GPIOOUT0                        0
#define BITP_GPIO01_GPIOOUT1                        8
#define BITP_GPIO01_TIMESTAMP_INV                   14
#define BITP_GPIO01_TIMESTAMP_ALWAYS_EN             15
#define BITM_GPIO01_GPIOOUT0                        0x001f
#define BITM_GPIO01_GPIOOUT1                        0x1f00
#define BITM_GPIO01_TIMESTAMP_INV                   0x4000
#define BITM_GPIO01_TIMESTAMP_ALWAYS_EN             0x8000
 
/* ADPD410X_REG_GPIO23 */
#define BITP_GPIO23_GPIOOUT2                        0
#define BITP_GPIO23_GPIOOUT3                        8
#define BITP_GPIO23_EXT_SYNC_EN                     14
#define BITM_GPIO23_GPIOOUT2                        0x001f
#define BITM_GPIO23_GPIOOUT3                        0x1f00
#define BITM_GPIO23_EXT_SYNC_EN                     0x4000
 
/* ADPD410X_REG_GPIO_IN */
#define BITP_GPIO_IN_GPIO_INPUT                     0
#define BITM_GPIO_IN_GPIO_INPUT                     0x000f
 
/* ADPD410X_REG_GPIO_EXT */
#define BITP_GPIO_EXT_EXT_SYNC_GPIO                     0
#define BITP_GPIO_EXT_EXT_SYNC_EN                   2
#define BITP_GPIO_EXT_TIMESTAMP_GPIO                    4
#define BITP_GPIO_EXT_TIMESTAMP_ALWAYS_EN               6
#define BITP_GPIO_EXT_TIMESTAMP_INV                     7
#define BITP_GPIO_EXT_TS_GPIO_SLEEP                     8
#define BITM_GPIO_EXT_EXT_SYNC_GPIO                     0x0003
#define BITM_GPIO_EXT_EXT_SYNC_EN                   0x0004
#define BITM_GPIO_EXT_TIMESTAMP_GPIO                    0x0030
#define BITM_GPIO_EXT_TIMESTAMP_ALWAYS_EN               0x0040
#define BITM_GPIO_EXT_TIMESTAMP_INV                     0x0080
#define BITM_GPIO_EXT_TS_GPIO_SLEEP                     0x0100
 
/* ADPD410X_REG_DATA_HOLD_FLAG */
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_A             0
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_B             1
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_C             2
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_D             3
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_E             4
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_F             5
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_G             6
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_H             7
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_I             8
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_J             9
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_K             10
#define BITP_DATA_HOLD_FLAG_HOLD_REGS_L             11
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_A             0x0001
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_B             0x0002
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_C             0x0004
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_D             0x0008
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_E             0x0010
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_F             0x0020
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_G             0x0040
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_H             0x0080
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_I             0x0100
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_J             0x0200
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_K             0x0400
#define BITM_DATA_HOLD_FLAG_HOLD_REGS_L             0x0800
 
/* ADPD410X_REG_FIFO_DATA */
#define BITP_FIFO_DATA_FIFO_DATA                    0
#define BITM_FIFO_DATA_FIFO_DATA                    0xffff
 
/* ADPD410X_REG_SIGNAL1_L */
#define BITP_SIGNAL1_L_A_SIGNAL1_L                  0
#define BITM_SIGNAL1_L_A_SIGNAL1_L                  0xffff
 
/* ADPD410X_REG_SIGNAL1_H */
#define BITP_SIGNAL1_H_A_SIGNAL1_H                  0
#define BITM_SIGNAL1_H_A_SIGNAL1_H                  0xffff
 
/* ADPD410X_REG_SIGNAL2_L */
#define BITP_SIGNAL2_L_A_SIGNAL2_L                  0
#define BITM_SIGNAL2_L_A_SIGNAL2_L                  0xffff
 
/* ADPD410X_REG_SIGNAL2_H */
#define BITP_SIGNAL2_H_A_SIGNAL2_H                  0
#define BITM_SIGNAL2_H_A_SIGNAL2_H                  0xffff
 
/* ADPD410X_REG_DARK1_L */
#define BITP_DARK1_L_A_DARK1_L                      0
#define BITM_DARK1_L_A_DARK1_L                      0xffff
 
/* ADPD410X_REG_DARK1_H */
#define BITP_DARK1_H_A_DARK1_H                      0
#define BITM_DARK1_H_A_DARK1_H                      0xffff
 
/* ADPD410X_REG_DARK2_L */
#define BITP_DARK2_L_A_DARK2_L                      0
#define BITM_DARK2_L_A_DARK2_L                      0xffff
 
/* ADPD410X_REG_DARK2_H */
#define BITP_DARK2_H_A_DARK2_H                      0
#define BITM_DARK2_H_A_DARK2_H                      0xffff
 
/* ADPD410X_REG_IO_ADJUST */
#define BITP_IO_ADJUST_SPI_DRV              0
#define BITP_IO_ADJUST_SPI_SLEW             2
#define BITM_IO_ADJUST_SPI_DRV              0x0003
#define BITM_IO_ADJUST_SPI_SLEW             0x000c
 
/* ADPD410X_REG_I2C_KEY */
#define BITP_I2C_KEY_I2C_KEY                0
#define BITP_I2C_KEY_I2C_KEY_MATCH          12
#define BITM_I2C_KEY_I2C_KEY                0x0fff
#define BITM_I2C_KEY_I2C_KEY_MATCH          0xf000
 
/* ADPD410X_REG_I2C_ADDR */
#define BITP_I2C_ADDR_I2C_SLAVE_ADDR            1
#define BITP_I2C_ADDR_I2C_SLAVE_KEY2            8
#define BITM_I2C_ADDR_I2C_SLAVE_ADDR            0x00fe
#define BITM_I2C_ADDR_I2C_SLAVE_KEY2            0xff00
 
/* ADPD410X_REG_TS_CTRL */
#define BITP_TS_CTRL_A_TIMESLOT_OFFSET              0
#define BITP_TS_CTRL_A_INPUT_R_SELECT               10
#define BITP_TS_CTRL_A_SAMPLE_TYPE                  12
#define BITP_TS_CTRL_A_CH2_EN                       14
#define BITP_TS_CTRL_A_SUBSAMPLE                    15
#define BITM_TS_CTRL_A_TIMESLOT_OFFSET              0x03ff
#define BITM_TS_CTRL_A_INPUT_R_SELECT               0x0c00
#define BITM_TS_CTRL_A_SAMPLE_TYPE                  0x3000
#define BITM_TS_CTRL_A_CH2_EN                       0x4000
#define BITM_TS_CTRL_A_SUBSAMPLE                    0x8000
 
/* ADPD410X_REG_TS_PATH */
#define BITP_TS_PATH_A_AFE_PATH_CFG                 0
#define BITP_TS_PATH_A_PRE_WIDTH                    12
#define BITM_TS_PATH_A_AFE_PATH_CFG                 0x01ff
#define BITM_TS_PATH_A_PRE_WIDTH                    0xf000
 
/* ADPD410X_REG_INPUTS */
#define BITP_INPUTS_A_INP12                         0
#define BITP_INPUTS_A_INP34                         4
#define BITP_INPUTS_A_INP56                         8
#define BITP_INPUTS_A_INP78                         12
#define BITM_INPUTS_A_INP12                         0x000f
#define BITM_INPUTS_A_INP34                         0x00f0
#define BITM_INPUTS_A_INP56                         0x0f00
#define BITM_INPUTS_A_INP78                         0xf000
 
/* ADPD410X_REG_CATHODE */
#define BITP_CATHODE_A_VC1_SEL                      0
#define BITP_CATHODE_A_VC1_ALT                      2
#define BITP_CATHODE_A_VC1_PULSE                    4
#define BITP_CATHODE_A_VC2_SEL                      6
#define BITP_CATHODE_A_VC2_ALT                      8
#define BITP_CATHODE_A_VC2_PULSE                    10
#define BITP_CATHODE_A_PRECON                       12
#define BITM_CATHODE_A_VC1_SEL                      0x0003
#define BITM_CATHODE_A_VC1_ALT                      0x000c
#define BITM_CATHODE_A_VC1_PULSE                    0x0030
#define BITM_CATHODE_A_VC2_SEL                      0x00c0
#define BITM_CATHODE_A_VC2_ALT                      0x0300
#define BITM_CATHODE_A_VC2_PULSE                    0x0c00
#define BITM_CATHODE_A_PRECON                       0x7000
 
/* ADPD410X_REG_AFE_TRIM */
#define BITP_AFE_TRIM_A_TIA_GAIN_CH1                0
#define BITP_AFE_TRIM_A_TIA_GAIN_CH2                3
#define BITP_AFE_TRIM_A_VREF_PULSE_VAL              6
#define BITP_AFE_TRIM_A_AFE_TRIM_VREF               8
#define BITP_AFE_TRIM_A_VREF_PULSE                  10
#define BITP_AFE_TRIM_A_CH1_TRIM_INT                11
#define BITP_AFE_TRIM_A_CH2_TRIM_INT                13
#define BITP_AFE_TRIM_A_TIA_CEIL_DETECT_EN              15
#define BITM_AFE_TRIM_A_TIA_GAIN_CH1                0x0007
#define BITM_AFE_TRIM_A_TIA_GAIN_CH2                0x0038
#define BITM_AFE_TRIM_A_VREF_PULSE_VAL              0x00c0
#define BITM_AFE_TRIM_A_AFE_TRIM_VREF               0x0300
#define BITM_AFE_TRIM_A_VREF_PULSE                  0x0400
#define BITM_AFE_TRIM_A_CH1_TRIM_INT                0x1800
#define BITM_AFE_TRIM_A_CH2_TRIM_INT                0x6000
#define BITM_AFE_TRIM_A_TIA_CEIL_DETECT_EN              0x8000
 
/* ADPD410X_REG_LED_POW12 */
#define BITP_LED_POW12_A_LED_CURRENT1               0
#define BITP_LED_POW12_A_LED_DRIVESIDE1             7
#define BITP_LED_POW12_A_LED_CURRENT2               8
#define BITP_LED_POW12_A_LED_DRIVESIDE2             15
#define BITM_LED_POW12_A_LED_CURRENT1               0x007f
#define BITM_LED_POW12_A_LED_DRIVESIDE1             0x0080
#define BITM_LED_POW12_A_LED_CURRENT2               0x7f00
#define BITM_LED_POW12_A_LED_DRIVESIDE2             0x8000
 
/* ADPD410X_REG_LED_POW34 */
#define BITP_LED_POW34_A_LED_CURRENT3               0
#define BITP_LED_POW34_A_LED_DRIVESIDE3             7
#define BITP_LED_POW34_A_LED_CURRENT4               8
#define BITP_LED_POW34_A_LED_DRIVESIDE4             15
#define BITM_LED_POW34_A_LED_CURRENT3               0x007f
#define BITM_LED_POW34_A_LED_DRIVESIDE3             0x0080
#define BITM_LED_POW34_A_LED_CURRENT4               0x7f00
#define BITM_LED_POW34_A_LED_DRIVESIDE4             0x8000
 
/* ADPD410X_REG_COUNTS */
#define BITP_COUNTS_A_NUM_REPEAT                    0
#define BITP_COUNTS_A_NUM_INT                       8
#define BITM_COUNTS_A_NUM_REPEAT                    0x00ff
#define BITM_COUNTS_A_NUM_INT                       0xff00
 
/* ADPD410X_REG_PERIOD */
#define BITP_PERIOD_A_MIN_PERIOD                    0
#define BITP_PERIOD_A_MOD_TYPE                      12
#define BITM_PERIOD_A_MIN_PERIOD                    0x03ff
#define BITM_PERIOD_A_MOD_TYPE                      0x3000
 
/* ADPD410X_REG_LED_PULSE */
#define BITP_LED_PULSE_A_LED_OFFSET                 0
#define BITP_LED_PULSE_A_LED_WIDTH                  8
#define BITM_LED_PULSE_A_LED_OFFSET                 0x00ff
#define BITM_LED_PULSE_A_LED_WIDTH                  0xff00
 
/* ADPD410X_REG_INTEG_WIDTH */
#define BITP_INTEG_WIDTH_A_INTEG_WIDTH              0
#define BITP_INTEG_WIDTH_A_ADC_COUNT                6
#define BITP_INTEG_WIDTH_A_CH1_AMP_DISABLE          8
#define BITP_INTEG_WIDTH_A_AFE_INT_C_BUF            11
#define BITP_INTEG_WIDTH_A_CH2_AMP_DISABLE          12
#define BITP_INTEG_WIDTH_A_SINGLE_INTEG             15
#define BITM_INTEG_WIDTH_A_INTEG_WIDTH              0x001f
#define BITM_INTEG_WIDTH_A_ADC_COUNT                0x00c0
#define BITM_INTEG_WIDTH_A_CH1_AMP_DISABLE          0x0700
#define BITM_INTEG_WIDTH_A_AFE_INT_C_BUF            0x0800
#define BITM_INTEG_WIDTH_A_CH2_AMP_DISABLE          0x7000
#define BITM_INTEG_WIDTH_A_SINGLE_INTEG             0x8000
 
/* ADPD410X_REG_INTEG_OFFSET */
#define BITP_INTEG_OFFSET_A_INTEG_OFFSET            0
#define BITM_INTEG_OFFSET_A_INTEG_OFFSET            0x1fff
#define BITP_INTEG_OFFSET_A_INTEG_OFFSET_UPPER      5
#define BITM_INTEG_OFFSET_A_INTEG_OFFSET_UPPER      0xff
 
/* ADPD410X_REG_MOD_PULSE */
#define BITP_MOD_PULSE_A_MOD_OFFSET                 0
#define BITP_MOD_PULSE_A_MOD_WIDTH                  8
#define BITM_MOD_PULSE_A_MOD_OFFSET                 0x00ff
#define BITM_MOD_PULSE_A_MOD_WIDTH                  0xff00
 
/* ADPD410X_REG_PATTERN */
#define BITP_PATTERN_A_REVERSE_INTEG                0
#define BITP_PATTERN_A_SUBTRACT                     4
#define BITP_PATTERN_A_MOD_DISABLE                  8
#define BITP_PATTERN_A_LED_DISABLE                  12
#define BITM_PATTERN_A_REVERSE_INTEG                0x000f
#define BITM_PATTERN_A_SUBTRACT                     0x00f0
#define BITM_PATTERN_A_MOD_DISABLE                  0x0f00
#define BITM_PATTERN_A_LED_DISABLE                  0xf000
 
/* ADPD410X_REG_ADC_OFF1 */
#define BITP_ADC_OFF1_A_CH1_ADC_ADJUST              0
#define BITM_ADC_OFF1_A_CH1_ADC_ADJUST              0x3fff
 
/* ADPD410X_REG_ADC_OFF2 */
#define BITP_ADC_OFF2_A_CH2_ADC_ADJUST              0
#define BITP_ADC_OFF2_A_ZERO_ADJUST             15
#define BITM_ADC_OFF2_A_CH2_ADC_ADJUST              0x3fff
#define BITM_ADC_OFF2_A_ZERO_ADJUST             0x8000
 
/* ADPD410X_REG_DATA1 */
#define BITP_DATA1_A_SIGNAL_SIZE                    0
#define BITP_DATA1_A_SIGNAL_SHIFT                   3
#define BITP_DATA1_A_DARK_SIZE                      8
#define BITP_DATA1_A_DARK_SHIFT                     11
#define BITM_DATA1_A_SIGNAL_SIZE                    0x0007
#define BITM_DATA1_A_SIGNAL_SHIFT                   0x00f8
#define BITM_DATA1_A_DARK_SIZE                      0x0700
#define BITM_DATA1_A_DARK_SHIFT                     0xf800
 
/* ADPD410X_REG_DATA2 */
#define BITP_DATA2_A_LIT_SIZE                       0
#define BITP_DATA2_A_LIT_SHIFT                      3
#define BITM_DATA2_A_LIT_SIZE                       0x0007
#define BITM_DATA2_A_LIT_SHIFT                      0x00f8
 
/* ADPD410X_REG_DECIMATE */
#define BITP_DECIMATE_A_DECIMATE_TYPE               0
#define BITP_DECIMATE_A_DECIMATE_FACTOR             4
#define BITM_DECIMATE_A_DECIMATE_TYPE               0x000f
#define BITM_DECIMATE_A_DECIMATE_FACTOR             0x07f0
 
/* ADPD410X_REG_DIGINT_LIT */
#define BITP_DIGINT_LIT_A_LIT_OFFSET                0
#define BITM_DIGINT_LIT_A_LIT_OFFSET                0x01ff
 
/* ADPD410X_REG_DIGINT_DARK */
#define BITP_DIGINT_DARK_A_DARK1_OFFSET             0
#define BITP_DIGINT_DARK_A_DARK2_OFFSET             7
#define BITM_DIGINT_DARK_A_DARK1_OFFSET             0x007f
#define BITM_DIGINT_DARK_A_DARK2_OFFSET             0xff80
 
/* ADPD410X_REG_THRESH_CFG */
#define BITP_THRESH_CFG_A_THRESH0_TYPE              0
#define BITP_THRESH_CFG_A_THRESH0_DIR               2
#define BITP_THRESH_CFG_A_THRESH0_CHAN              3
#define BITP_THRESH_CFG_A_THRESH1_TYPE              4
#define BITP_THRESH_CFG_A_THRESH1_DIR               6
#define BITP_THRESH_CFG_A_THRESH1_CHAN              7
#define BITM_THRESH_CFG_A_THRESH0_TYPE              0x0003
#define BITM_THRESH_CFG_A_THRESH0_DIR               0x0004
#define BITM_THRESH_CFG_A_THRESH0_CHAN              0x0008
#define BITM_THRESH_CFG_A_THRESH1_TYPE              0x0030
#define BITM_THRESH_CFG_A_THRESH1_DIR               0x0040
#define BITM_THRESH_CFG_A_THRESH1_CHAN              0x0080
 
/* ADPD410X_REG_THRESH0 */
#define BITP_THRESH0_A_THRESH0_VALUE                0
#define BITP_THRESH0_A_THRESH0_SHIFT                8
#define BITM_THRESH0_A_THRESH0_VALUE                0x00ff
#define BITM_THRESH0_A_THRESH0_SHIFT                0x1f00
 
/* ADPD410X_REG_THRESH1 */
#define BITP_THRESH1_A_THRESH1_VALUE                0
#define BITP_THRESH1_A_THRESH1_SHIFT                8
#define BITM_THRESH1_A_THRESH1_VALUE                0x00ff
#define BITM_THRESH1_A_THRESH1_SHIFT                0x1f00
 
#define ADPD410X_LOW_FREQ_OSCILLATOR_FREQ1      1000000
#define ADPD410X_LOW_FREQ_OSCILLATOR_FREQ2      32768
#define ADPD410X_HIGH_FREQ_OSCILLATOR_FREQ      32000000
 
#define ADPD410X_MAX_SLOT_NUMBER            12
#define ADPD410X_LED_CURR_LSB               1.333
#define ADPD410X_MAX_NUM_INT                255
#define ADPD410X_MAX_PULSE_LENGTH           255
#define ADPD410X_MAX_INTEG_OS               255
#define ADPD410X_FIFO_DEPTH                 512
#define ADPD410X_MAX_SAMPLING_FREQ          9000
 
#define ADPD410X_UPPDER_BYTE_SPI_MASK           0x7f80
#define ADPD410X_LOWER_BYTE_SPI_MASK            0xfe
#define ADPD410X_UPPDER_BYTE_I2C_MASK           0x7f00
#define ADPD410X_LOWER_BYTE_I2C_MASK            0xff
 
/******************************************************************************/
/*************************** Types Declarations *******************************/
/******************************************************************************/
 
union phy_comm_dev {
    struct no_os_spi_desc *spi_phy_dev;
    struct no_os_i2c_desc *i2c_phy_dev;
};
 
union phy_comm_init_param {
    struct no_os_spi_init_param spi_phy_init;
    struct no_os_i2c_init_param i2c_phy_init;
};
 
enum adpd410x_supported_dev {
    ADPD4100,
    ADPD4101
};
 
enum adpd410x_opmode {
    ADPD410X_STANDBY,
    ADPD410X_GOMODE
};
 
enum adpd410x_ts_input_pair {
    ADPD410X_INP12,
    ADPD410X_INP34,
    ADPD410X_INP56,
    ADPD410X_INP78
};
 
enum adpd410x_ts_input_opt {
    ADPD410X_INaDIS_INbDIS,
    ADPD410X_INaCH1_INbDIS,
    ADPD410X_INaCH2_INbDIS,
    ADPD410X_INaDIS_INbCH1,
    ADPD410X_INaDIS_INbCH2,
    ADPD410X_INaCH1_INbCH2,
    ADPD410X_INaCH2_INbCH1,
    ADPD410X_INaCH1_INbCH1,
    ADPD410X_INaCH2_INbCH2
};
 
struct adpd410x_ts_inputs {
    enum adpd410x_ts_input_pair pair;
    enum adpd410x_ts_input_opt option;
};
 
enum adpd410x_precon_opt {
    ADPD410X_FLOAT_INS,
    ADPD410X_VC1,
    ADPD410X_VC2,
    ADPD410X_VICM,
    ADPD410X_TIA_IN,
    ADPD410X_TIA_VREF,
    ADPD410X_SHORT_INS
};
 
enum adpd410x_tia_vref_volt {
    ADPD410X_TIA_VREF_1V1385,
    ADPD410X_TIA_VREF_1V012,
    ADPD410X_TIA_VREF_0V8855,
    ADPD410X_TIA_VREF_1V256
};
 
enum adpd410x_tia_vref_ref {
    ADPD410X_TIA_VREF_200K,
    ADPD410X_TIA_VREF_100K,
    ADPD410X_TIA_VREF_50K,
    ADPD410X_TIA_VREF_25K,
    ADPD410X_TIA_VREF_12K5
};
 
enum adpd410x_led_output_opt {
    ADPD410X_OUTPUT_A,
    ADPD410X_OUTPUT_B
};
 
struct _adpd410x_led_control {
    uint8_t let_current_select : 7;
    enum adpd410x_led_output_opt led_output_select : 1;
};
 
union adpd410x_led_control {
    struct _adpd410x_led_control fields;
    uint8_t value;
};
 
enum adpd410x_timeslots {
    ADPD410X_TS_A,
    ADPD410X_TS_B,
    ADPD410X_TS_C,
    ADPD410X_TS_D,
    ADPD410X_TS_E,
    ADPD410X_TS_F,
    ADPD410X_TS_G,
    ADPD410X_TS_H,
    ADPD410X_TS_I,
    ADPD410X_TS_J,
    ADPD410X_TS_K,
    ADPD410X_TS_L
};
 
struct adpd410x_timeslot_init {
    bool enable_ch2;
    struct adpd410x_ts_inputs ts_inputs;
    enum adpd410x_precon_opt precon_option;
    enum adpd410x_tia_vref_volt afe_trim_opt;
    enum adpd410x_tia_vref_volt vref_pulse_opt;
    enum adpd410x_tia_vref_ref chan1;
    enum adpd410x_tia_vref_ref chan2;
    uint8_t pulse4_reverse;
    uint8_t pulse4_subtract;
    uint8_t byte_no;
    uint8_t dec_factor;
    union adpd410x_led_control led2;
    union adpd410x_led_control led1;
    union adpd410x_led_control led4;
    union adpd410x_led_control led3;
    uint8_t adc_cycles;
    uint8_t repeats_no;
};
 
enum adpd410x_clk_opt {
    ADPD410X_INTLFO_INTHFO,
    ADPD410X_EXTLFO_INTHFO,
    ADPD410X_INTLFO_EXTHFO,
    ADPD410X_GENLFO_EXTHFO
};
 
struct adpd410x_init_param {
    union phy_comm_init_param dev_ops_init;
    enum adpd410x_supported_dev dev_type;
    enum adpd410x_clk_opt clk_opt;
    struct no_os_gpio_init_param gpio0;
    struct no_os_gpio_init_param gpio1;
    struct no_os_gpio_init_param gpio2;
    struct no_os_gpio_init_param gpio3;
    uint32_t ext_lfo_freq;
};
 
struct adpd410x_dev {
    union phy_comm_dev dev_ops;
    enum adpd410x_supported_dev dev_type;
    enum adpd410x_clk_opt clk_opt;
    struct no_os_gpio_desc *gpio0;
    struct no_os_gpio_desc *gpio1;
    struct no_os_gpio_desc *gpio2;
    struct no_os_gpio_desc *gpio3;
    uint32_t ext_lfo_freq;
};
 
/******************************************************************************/
/************************ Functions Declarations ******************************/
/******************************************************************************/
 
int32_t adpd410x_reg_read(struct adpd410x_dev *dev, uint16_t address,
              uint16_t *data);
 
int32_t adpd410x_reg_read_bytes(struct adpd410x_dev *dev, uint16_t address,
                uint8_t *data, uint16_t num_bytes);
 
int32_t adpd410x_reg_write(struct adpd410x_dev *dev, uint16_t address,
               uint16_t data);
 
int32_t adpd410x_reg_write_mask(struct adpd410x_dev *dev, uint16_t address,
                uint16_t data, uint16_t mask);
 
int32_t adpd410x_reset(struct adpd410x_dev *dev);
 
int32_t adpd410x_set_opmode(struct adpd410x_dev *dev,
                enum adpd410x_opmode mode);
 
int32_t adpd410x_get_opmode(struct adpd410x_dev *dev,
                enum adpd410x_opmode *mode);
 
int32_t adpd410x_set_last_timeslot(struct adpd410x_dev *dev,
                   uint8_t timeslot_no);
 
int32_t adpd410x_get_last_timeslot(struct adpd410x_dev *dev,
                   enum adpd410x_timeslots *timeslot_no);
 
int32_t adpd410x_set_sampling_freq(struct adpd410x_dev *dev,
                   uint32_t sampling_freq);
 
int32_t adpd410x_get_sampling_freq(struct adpd410x_dev *dev,
                   uint32_t *sampling_freq);
 
int32_t adpd410x_timeslot_setup(struct adpd410x_dev *dev,
                enum adpd410x_timeslots timeslot_no,
                struct adpd410x_timeslot_init *init);
 
int32_t adpd410x_get_fifo_bytecount(struct adpd410x_dev *dev, uint16_t *bytes);
 
int32_t adpd410x_read_fifo(struct adpd410x_dev *dev, uint32_t *data,
               uint16_t num_samples,
               uint8_t datawidth);
 
int32_t adpd410x_get_data(struct adpd410x_dev *dev, uint32_t *data);
 
int32_t adpd410x_setup(struct adpd410x_dev **device,
               struct adpd410x_init_param *init_param);
 
int32_t adpd410x_remove(struct adpd410x_dev *dev);
 
#endif /* ADPD410X_H_ */