no-OS
projects
adrv902x
src
platform
xilinx
parameters.h
Go to the documentation of this file.
1
/***************************************************************************/
33
#ifndef _PARAMETERS_H_
34
#define _PARAMETERS_H_
35
36
/******************************************************************************/
37
/***************************** Include Files **********************************/
38
/******************************************************************************/
39
#include "xparameters.h"
40
#include "
xilinx_gpio.h
"
41
#include "app_config.h"
42
#include "
xilinx_spi.h
"
43
44
45
/******************************************************************************/
46
/********************** Macros and Constants Definitions **********************/
47
/******************************************************************************/
48
#ifdef _XPARAMETERS_PS_H_
49
#ifdef XPS_BOARD_ZCU102
50
#define GPIO_OFFSET 78
51
52
#define GPIO_DEVICE_ID XPAR_PSU_GPIO_0_DEVICE_ID
53
#define SPI_DEVICE_ID XPAR_PSU_SPI_0_DEVICE_ID
54
#define UART_DEVICE_ID XPAR_PSU_UART_0_DEVICE_ID
55
#define UART_IRQ_ID XPAR_XUARTPS_0_INTR
56
#else
57
#define GPIO_OFFSET 54
58
#endif
59
60
#define DDR_MEM_BASEADDR XPAR_DDR_MEM_BASEADDR
61
#else
62
#define GPIO_OFFSET 0
63
64
#define GPIO_DEVICE_ID XPAR_GPIO_0_DEVICE_ID
65
#define SPI_DEVICE_ID XPAR_SPI_0_DEVICE_ID
66
#define UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID
67
#define UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR
68
69
#define DDR_MEM_BASEADDR XPAR_AXI_DDR_CNTRL_BASEADDR
70
#endif
71
72
#define RX_JESD_BASEADDR XPAR_AXI_JESD204_RX_0_BASEADDR
73
#define TX_JESD_BASEADDR XPAR_AXI_JESD204_TX_0_BASEADDR
74
//#define RX_OS_JESD_BASEADDR XPAR_AXI_AD9371_RX_OS_JESD_RX_AXI_BASEADDR
75
76
#define RX_XCVR_BASEADDR XPAR_AXI_ADRV9026_RX_XCVR_BASEADDR
77
#define TX_XCVR_BASEADDR XPAR_AXI_ADRV9026_TX_XCVR_BASEADDR
78
//#define RX_OS_XCVR_BASEADDR XPAR_AXI_AD9371_RX_OS_XCVR_BASEADDR
79
80
#define RX_CORE_BASEADDR XPAR_AD_IP_JESD204_TPL_ADC_0_BASEADDR
81
#define TX_CORE_BASEADDR XPAR_AD_IP_JESD204_TPL_DAC_0_BASEADDR
82
//#define RX_OS_CORE_BASEADDR XPAR_RX_OS_AD9371_TPL_CORE_ADC_TPL_CORE_BASEADDR
83
84
#define RX_DMA_BASEADDR XPAR_AXI_ADRV9026_RX_DMA_BASEADDR
85
#define TX_DMA_BASEADDR XPAR_AXI_ADRV9026_TX_DMA_BASEADDR
86
87
#if defined(DMA_EXAMPLE) || defined(IIO_SUPPORT)
88
#define DAC_BUFFER_SAMPLES 8192
89
#define ADC_BUFFER_SAMPLES 16384
90
#define ADC_CHANNELS 4
91
#endif
92
93
#define AD9528_CS 1
94
#define ADRV9025_CS 0
95
96
#ifdef XPS_BOARD_ZCU102
97
#define DAC_GPIO_PLDDR_BYPASS (GPIO_OFFSET + 69)
98
#define AD9528_RESET_B (GPIO_OFFSET + 68)
99
#define AD9528_SYSREF_REQ (GPIO_OFFSET + 58)
100
#define ADRV9025_RESET_B (GPIO_OFFSET + 57)
101
#else
102
#define DAC_GPIO_PLDDR_BYPASS (GPIO_OFFSET + 63)
103
#define AD9528_RESET_B (GPIO_OFFSET + 62)
104
#define AD9528_SYSREF_REQ (GPIO_OFFSET + 61)
105
#define ADRV9025_RESET_B (GPIO_OFFSET + 51)
106
#endif
107
108
extern
struct
xil_spi_init_param
spi_extra
;
109
extern
struct
xil_gpio_init_param
xil_gpio_param
;
110
111
#endif
xil_gpio_param
struct xil_gpio_init_param xil_gpio_param
Definition:
parameters.c:46
xilinx_gpio.h
xil_spi_init_param
Structure holding the initialization parameters for Xilinx platform specific SPI parameters when usin...
Definition:
xilinx_spi.h:72
xil_gpio_init_param
Structure holding the initialization parameters for Xilinx platform specific GPIO parameters.
Definition:
xilinx_gpio.h:64
xilinx_spi.h
spi_extra
struct xil_spi_init_param spi_extra
Definition:
ad5758_sdz.c:53
Generated by
1.8.17
