no-OS
Macros | Enumerations
parameters.h File Reference

Platform dependent parameters. More...

#include "app_config.h"
#include "xparameters.h"
Include dependency graph for parameters.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define UART_BAUDRATE   115200
 
#define SPI_DEVICE_ID   XPAR_XSPIPS_0_DEVICE_ID
 
#define GPIO_DEVICE_ID   XPAR_XGPIOPS_0_DEVICE_ID
 
#define UART_DEVICE_ID   XPAR_XUARTPS_0_DEVICE_ID
 
#define UART_IRQ_ID   XPAR_XUARTPS_1_INTR
 
#define INTC_DEVICE_ID   XPAR_SCUGIC_SINGLE_DEVICE_ID
 
#define GPIO_OFFSET   54
 
#define ADC_DDR_BASEADDR   (XPAR_DDR_MEM_BASEADDR + 0x800000)
 
#define DAC_DDR_BASEADDR   (XPAR_DDR_MEM_BASEADDR + 0x900000)
 
#define RX_CORE_BASEADDR   XPAR_AXI_AD9680_TPL_ADC_TPL_CORE_BASEADDR
 
#define TX_CORE_BASEADDR   XPAR_AXI_AD9144_TPL_DAC_TPL_CORE_BASEADDR
 
#define RX_DMA_BASEADDR   XPAR_AXI_AD9680_DMA_BASEADDR
 
#define TX_DMA_BASEADDR   XPAR_AXI_AD9144_DMA_BASEADDR
 
#define RX_JESD_BASEADDR   XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR
 
#define TX_JESD_BASEADDR   XPAR_AXI_AD9144_JESD_TX_AXI_BASEADDR
 
#define RX_XCVR_BASEADDR   XPAR_AXI_AD9680_XCVR_BASEADDR
 
#define TX_XCVR_BASEADDR   XPAR_AXI_AD9144_XCVR_BASEADDR
 
#define GPIO_TRIG   (GPIO_OFFSET + 43)
 
#define GPIO_ADC_PD   (GPIO_OFFSET + 42)
 
#define GPIO_DAC_TXEN   (GPIO_OFFSET + 41)
 
#define GPIO_DAC_RESET   (GPIO_OFFSET + 40)
 
#define GPIO_CLKD_SYNC   (GPIO_OFFSET + 38)
 
#define GPIO_ADC_FDB   (GPIO_OFFSET + 36)
 
#define GPIO_ADC_FDA   (GPIO_OFFSET + 35)
 
#define GPIO_DAC_IRQ   (GPIO_OFFSET + 34)
 
#define GPIO_CLKD_STATUS_1   (GPIO_OFFSET + 33)
 
#define GPIO_CLKD_STATUS_0   (GPIO_OFFSET + 32)
 

Enumerations

enum  ad9523_channels {
  DAC_DEVICE_CLK,
  DAC_DEVICE_SYSREF,
  DAC_FPGA_CLK,
  DAC_FPGA_SYSREF,
  ADC_DEVICE_CLK,
  ADC_DEVICE_SYSREF,
  ADC_FPGA_CLK,
  ADC_FPGA_SYSREF,
  DAC_DEVICE_CLK,
  DAC_DEVICE_SYSREF,
  DAC_FPGA_CLK,
  DAC_FPGA_SYSREF,
  ADC_DEVICE_CLK,
  ADC_DEVICE_SYSREF,
  ADC_FPGA_CLK,
  ADC_FPGA_SYSREF
}
 

Detailed Description

Platform dependent parameters.

Author
Antoniu Miclaus (anton.nosp@m.iu.m.nosp@m.iclau.nosp@m.s@an.nosp@m.alog..nosp@m.com)

Copyright 2020(c) Analog Devices, Inc.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  3. Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ ADC_DDR_BASEADDR

#define ADC_DDR_BASEADDR   (XPAR_DDR_MEM_BASEADDR + 0x800000)

◆ DAC_DDR_BASEADDR

#define DAC_DDR_BASEADDR   (XPAR_DDR_MEM_BASEADDR + 0x900000)

◆ GPIO_ADC_FDA

#define GPIO_ADC_FDA   (GPIO_OFFSET + 35)

◆ GPIO_ADC_FDB

#define GPIO_ADC_FDB   (GPIO_OFFSET + 36)

◆ GPIO_ADC_PD

#define GPIO_ADC_PD   (GPIO_OFFSET + 42)

◆ GPIO_CLKD_STATUS_0

#define GPIO_CLKD_STATUS_0   (GPIO_OFFSET + 32)

◆ GPIO_CLKD_STATUS_1

#define GPIO_CLKD_STATUS_1   (GPIO_OFFSET + 33)

◆ GPIO_CLKD_SYNC

#define GPIO_CLKD_SYNC   (GPIO_OFFSET + 38)

◆ GPIO_DAC_IRQ

#define GPIO_DAC_IRQ   (GPIO_OFFSET + 34)

◆ GPIO_DAC_RESET

#define GPIO_DAC_RESET   (GPIO_OFFSET + 40)

◆ GPIO_DAC_TXEN

#define GPIO_DAC_TXEN   (GPIO_OFFSET + 41)

◆ GPIO_DEVICE_ID

#define GPIO_DEVICE_ID   XPAR_XGPIOPS_0_DEVICE_ID

◆ GPIO_OFFSET

#define GPIO_OFFSET   54

◆ GPIO_TRIG

#define GPIO_TRIG   (GPIO_OFFSET + 43)

◆ INTC_DEVICE_ID

#define INTC_DEVICE_ID   XPAR_SCUGIC_SINGLE_DEVICE_ID

◆ RX_CORE_BASEADDR

#define RX_CORE_BASEADDR   XPAR_AXI_AD9680_TPL_ADC_TPL_CORE_BASEADDR

◆ RX_DMA_BASEADDR

#define RX_DMA_BASEADDR   XPAR_AXI_AD9680_DMA_BASEADDR

◆ RX_JESD_BASEADDR

#define RX_JESD_BASEADDR   XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR

◆ RX_XCVR_BASEADDR

#define RX_XCVR_BASEADDR   XPAR_AXI_AD9680_XCVR_BASEADDR

◆ SPI_DEVICE_ID

#define SPI_DEVICE_ID   XPAR_XSPIPS_0_DEVICE_ID

◆ TX_CORE_BASEADDR

#define TX_CORE_BASEADDR   XPAR_AXI_AD9144_TPL_DAC_TPL_CORE_BASEADDR

◆ TX_DMA_BASEADDR

#define TX_DMA_BASEADDR   XPAR_AXI_AD9144_DMA_BASEADDR

◆ TX_JESD_BASEADDR

#define TX_JESD_BASEADDR   XPAR_AXI_AD9144_JESD_TX_AXI_BASEADDR

◆ TX_XCVR_BASEADDR

#define TX_XCVR_BASEADDR   XPAR_AXI_AD9144_XCVR_BASEADDR

◆ UART_BAUDRATE

#define UART_BAUDRATE   115200

◆ UART_DEVICE_ID

#define UART_DEVICE_ID   XPAR_XUARTPS_0_DEVICE_ID

◆ UART_IRQ_ID

#define UART_IRQ_ID   XPAR_XUARTPS_1_INTR

Enumeration Type Documentation

◆ ad9523_channels

Enumerator
DAC_DEVICE_CLK 
DAC_DEVICE_SYSREF 
DAC_FPGA_CLK 
DAC_FPGA_SYSREF 
ADC_DEVICE_CLK 
ADC_DEVICE_SYSREF 
ADC_FPGA_CLK 
ADC_FPGA_SYSREF 
DAC_DEVICE_CLK 
DAC_DEVICE_SYSREF 
DAC_FPGA_CLK 
DAC_FPGA_SYSREF 
ADC_DEVICE_CLK 
ADC_DEVICE_SYSREF 
ADC_FPGA_CLK 
ADC_FPGA_SYSREF