Source file of UART driver for STM32.
More...
#include <errno.h>
#include <stdlib.h>
#include "maxim_irq.h"
#include "maxim_uart.h"
#include "mxc_sys.h"
#include "mxc_errors.h"
#include "no_os_irq.h"
#include "no_os_util.h"
#include "no_os_alloc.h"
#include "no_os_lf256fifo.h"
#include "uart.h"
|
| mxc_uart_req_t | uart_irq_state [MXC_UART_INSTANCES] |
| | Descriptors to hold the state of nonblocking read and writes on each port.
|
| |
| bool | is_callback |
| |
| const mxc_gpio_cfg_t | gpio_cfg_uart2_flow = { MXC_GPIO0, (MXC_GPIO_PIN_14 | MXC_GPIO_PIN_15), MXC_GPIO_FUNC_ALT2, MXC_GPIO_PAD_NONE, MXC_GPIO_VSSEL_VDDIO } |
| |
| const mxc_gpio_cfg_t | gpio_cfg_uart2_flow_disable = { MXC_GPIO0, (MXC_GPIO_PIN_14 | MXC_GPIO_PIN_15), MXC_GPIO_FUNC_IN, MXC_GPIO_PAD_NONE, MXC_GPIO_VSSEL_VDDIO } |
| |
| const struct no_os_uart_platform_ops | max_uart_ops |
| | Maxim platform specific UART platform ops structure.
|
| |
Source file of UART driver for STM32.
- Author
- Ciprian Regus (cipri.nosp@m.an.r.nosp@m.egus@.nosp@m.anal.nosp@m.og.co.nosp@m.m)
Copyright 2022(c) Analog Devices, Inc.
SPDX-License-Identifier: BSD-3-Clause
◆ uart_rx_callback()
| void uart_rx_callback |
( |
void * | context | ) |
|
◆ gpio_cfg_uart2_flow
| const mxc_gpio_cfg_t gpio_cfg_uart2_flow = { MXC_GPIO0, (MXC_GPIO_PIN_14 | MXC_GPIO_PIN_15), MXC_GPIO_FUNC_ALT2, MXC_GPIO_PAD_NONE, MXC_GPIO_VSSEL_VDDIO } |
◆ gpio_cfg_uart2_flow_disable
| const mxc_gpio_cfg_t gpio_cfg_uart2_flow_disable = { MXC_GPIO0, (MXC_GPIO_PIN_14 | MXC_GPIO_PIN_15), MXC_GPIO_FUNC_IN, MXC_GPIO_PAD_NONE, MXC_GPIO_VSSEL_VDDIO } |
◆ is_callback
◆ max_uart_ops
Initial value:= {
.init = &max_uart_init,
.read = &max_uart_read,
.write = &max_uart_write,
.read_nonblocking = &max_uart_read_nonblocking,
.write_nonblocking = &max_uart_write_nonblocking,
.get_errors = &max_uart_get_errors,
.remove = &max_uart_remove
}
Maxim platform specific UART platform ops structure.
Maxim specific UART platform ops structure.
◆ uart_irq_state
| mxc_uart_req_t uart_irq_state[MXC_UART_INSTANCES] |
Descriptors to hold the state of nonblocking read and writes on each port.