![]() |
MAX32650 Peripheral Driver API
Peripheral Driver API for the MAX32650
|
ADC Interrupt Control Register.
#define MXC_F_ADC_INTR_DONE_IE ((uint32_t)(0x1UL << MXC_F_ADC_INTR_DONE_IE_POS)) |
INTR_DONE_IE Mask
#define MXC_F_ADC_INTR_DONE_IE_POS 0 |
INTR_DONE_IE Position
#define MXC_F_ADC_INTR_DONE_IF ((uint32_t)(0x1UL << MXC_F_ADC_INTR_DONE_IF_POS)) |
INTR_DONE_IF Mask
#define MXC_F_ADC_INTR_DONE_IF_POS 16 |
INTR_DONE_IF Position
#define MXC_F_ADC_INTR_HI_LIMIT_IE ((uint32_t)(0x1UL << MXC_F_ADC_INTR_HI_LIMIT_IE_POS)) |
INTR_HI_LIMIT_IE Mask
#define MXC_F_ADC_INTR_HI_LIMIT_IE_POS 2 |
INTR_HI_LIMIT_IE Position
#define MXC_F_ADC_INTR_HI_LIMIT_IF ((uint32_t)(0x1UL << MXC_F_ADC_INTR_HI_LIMIT_IF_POS)) |
INTR_HI_LIMIT_IF Mask
#define MXC_F_ADC_INTR_HI_LIMIT_IF_POS 18 |
INTR_HI_LIMIT_IF Position
#define MXC_F_ADC_INTR_LO_LIMIT_IE ((uint32_t)(0x1UL << MXC_F_ADC_INTR_LO_LIMIT_IE_POS)) |
INTR_LO_LIMIT_IE Mask
#define MXC_F_ADC_INTR_LO_LIMIT_IE_POS 3 |
INTR_LO_LIMIT_IE Position
#define MXC_F_ADC_INTR_LO_LIMIT_IF ((uint32_t)(0x1UL << MXC_F_ADC_INTR_LO_LIMIT_IF_POS)) |
INTR_LO_LIMIT_IF Mask
#define MXC_F_ADC_INTR_LO_LIMIT_IF_POS 19 |
INTR_LO_LIMIT_IF Position
#define MXC_F_ADC_INTR_OVERFLOW_IE ((uint32_t)(0x1UL << MXC_F_ADC_INTR_OVERFLOW_IE_POS)) |
INTR_OVERFLOW_IE Mask
#define MXC_F_ADC_INTR_OVERFLOW_IE_POS 4 |
INTR_OVERFLOW_IE Position
#define MXC_F_ADC_INTR_OVERFLOW_IF ((uint32_t)(0x1UL << MXC_F_ADC_INTR_OVERFLOW_IF_POS)) |
INTR_OVERFLOW_IF Mask
#define MXC_F_ADC_INTR_OVERFLOW_IF_POS 20 |
INTR_OVERFLOW_IF Position
#define MXC_F_ADC_INTR_PENDING ((uint32_t)(0x1UL << MXC_F_ADC_INTR_PENDING_POS)) |
INTR_PENDING Mask
#define MXC_F_ADC_INTR_PENDING_POS 22 |
INTR_PENDING Position
#define MXC_F_ADC_INTR_REF_READY_IE ((uint32_t)(0x1UL << MXC_F_ADC_INTR_REF_READY_IE_POS)) |
INTR_REF_READY_IE Mask
#define MXC_F_ADC_INTR_REF_READY_IE_POS 1 |
INTR_REF_READY_IE Position
#define MXC_F_ADC_INTR_REF_READY_IF ((uint32_t)(0x1UL << MXC_F_ADC_INTR_REF_READY_IF_POS)) |
INTR_REF_READY_IF Mask
#define MXC_F_ADC_INTR_REF_READY_IF_POS 17 |
INTR_REF_READY_IF Position
#define MXC_S_ADC_INTR_DONE_IE_DIS (MXC_V_ADC_INTR_DONE_IE_DIS << MXC_F_ADC_INTR_DONE_IE_POS) |
INTR_DONE_IE_DIS Setting
#define MXC_S_ADC_INTR_DONE_IE_EN (MXC_V_ADC_INTR_DONE_IE_EN << MXC_F_ADC_INTR_DONE_IE_POS) |
INTR_DONE_IE_EN Setting
#define MXC_S_ADC_INTR_DONE_IF_ACTIVE (MXC_V_ADC_INTR_DONE_IF_ACTIVE << MXC_F_ADC_INTR_DONE_IF_POS) |
INTR_DONE_IF_ACTIVE Setting
#define MXC_S_ADC_INTR_DONE_IF_INACTIVE (MXC_V_ADC_INTR_DONE_IF_INACTIVE << MXC_F_ADC_INTR_DONE_IF_POS) |
INTR_DONE_IF_INACTIVE Setting
#define MXC_S_ADC_INTR_HI_LIMIT_IE_DIS (MXC_V_ADC_INTR_HI_LIMIT_IE_DIS << MXC_F_ADC_INTR_HI_LIMIT_IE_POS) |
INTR_HI_LIMIT_IE_DIS Setting
#define MXC_S_ADC_INTR_HI_LIMIT_IE_EN (MXC_V_ADC_INTR_HI_LIMIT_IE_EN << MXC_F_ADC_INTR_HI_LIMIT_IE_POS) |
INTR_HI_LIMIT_IE_EN Setting
#define MXC_S_ADC_INTR_HI_LIMIT_IF_ACTIVE (MXC_V_ADC_INTR_HI_LIMIT_IF_ACTIVE << MXC_F_ADC_INTR_HI_LIMIT_IF_POS) |
INTR_HI_LIMIT_IF_ACTIVE Setting
#define MXC_S_ADC_INTR_HI_LIMIT_IF_INACTIVE (MXC_V_ADC_INTR_HI_LIMIT_IF_INACTIVE << MXC_F_ADC_INTR_HI_LIMIT_IF_POS) |
INTR_HI_LIMIT_IF_INACTIVE Setting
#define MXC_S_ADC_INTR_LO_LIMIT_IE_DIS (MXC_V_ADC_INTR_LO_LIMIT_IE_DIS << MXC_F_ADC_INTR_LO_LIMIT_IE_POS) |
INTR_LO_LIMIT_IE_DIS Setting
#define MXC_S_ADC_INTR_LO_LIMIT_IE_EN (MXC_V_ADC_INTR_LO_LIMIT_IE_EN << MXC_F_ADC_INTR_LO_LIMIT_IE_POS) |
INTR_LO_LIMIT_IE_EN Setting
#define MXC_S_ADC_INTR_LO_LIMIT_IF_ACTIVE (MXC_V_ADC_INTR_LO_LIMIT_IF_ACTIVE << MXC_F_ADC_INTR_LO_LIMIT_IF_POS) |
INTR_LO_LIMIT_IF_ACTIVE Setting
#define MXC_S_ADC_INTR_LO_LIMIT_IF_INACTIVE (MXC_V_ADC_INTR_LO_LIMIT_IF_INACTIVE << MXC_F_ADC_INTR_LO_LIMIT_IF_POS) |
INTR_LO_LIMIT_IF_INACTIVE Setting
#define MXC_S_ADC_INTR_OVERFLOW_IE_DIS (MXC_V_ADC_INTR_OVERFLOW_IE_DIS << MXC_F_ADC_INTR_OVERFLOW_IE_POS) |
INTR_OVERFLOW_IE_DIS Setting
#define MXC_S_ADC_INTR_OVERFLOW_IE_EN (MXC_V_ADC_INTR_OVERFLOW_IE_EN << MXC_F_ADC_INTR_OVERFLOW_IE_POS) |
INTR_OVERFLOW_IE_EN Setting
#define MXC_S_ADC_INTR_OVERFLOW_IF_ACTIVE (MXC_V_ADC_INTR_OVERFLOW_IF_ACTIVE << MXC_F_ADC_INTR_OVERFLOW_IF_POS) |
INTR_OVERFLOW_IF_ACTIVE Setting
#define MXC_S_ADC_INTR_OVERFLOW_IF_INACTIVE (MXC_V_ADC_INTR_OVERFLOW_IF_INACTIVE << MXC_F_ADC_INTR_OVERFLOW_IF_POS) |
INTR_OVERFLOW_IF_INACTIVE Setting
#define MXC_S_ADC_INTR_PENDING_INT_PENDING (MXC_V_ADC_INTR_PENDING_INT_PENDING << MXC_F_ADC_INTR_PENDING_POS) |
INTR_PENDING_INT_PENDING Setting
#define MXC_S_ADC_INTR_PENDING_NO_INT (MXC_V_ADC_INTR_PENDING_NO_INT << MXC_F_ADC_INTR_PENDING_POS) |
INTR_PENDING_NO_INT Setting
#define MXC_S_ADC_INTR_REF_READY_IE_DIS (MXC_V_ADC_INTR_REF_READY_IE_DIS << MXC_F_ADC_INTR_REF_READY_IE_POS) |
INTR_REF_READY_IE_DIS Setting
#define MXC_S_ADC_INTR_REF_READY_IE_EN (MXC_V_ADC_INTR_REF_READY_IE_EN << MXC_F_ADC_INTR_REF_READY_IE_POS) |
INTR_REF_READY_IE_EN Setting
#define MXC_S_ADC_INTR_REF_READY_IF_ACTIVE (MXC_V_ADC_INTR_REF_READY_IF_ACTIVE << MXC_F_ADC_INTR_REF_READY_IF_POS) |
INTR_REF_READY_IF_ACTIVE Setting
#define MXC_S_ADC_INTR_REF_READY_IF_INACTIVE (MXC_V_ADC_INTR_REF_READY_IF_INACTIVE << MXC_F_ADC_INTR_REF_READY_IF_POS) |
INTR_REF_READY_IF_INACTIVE Setting
#define MXC_V_ADC_INTR_DONE_IE_DIS ((uint32_t)0x0UL) |
INTR_DONE_IE_DIS Value
#define MXC_V_ADC_INTR_DONE_IE_EN ((uint32_t)0x1UL) |
INTR_DONE_IE_EN Value
#define MXC_V_ADC_INTR_DONE_IF_ACTIVE ((uint32_t)0x1UL) |
INTR_DONE_IF_ACTIVE Value
#define MXC_V_ADC_INTR_DONE_IF_INACTIVE ((uint32_t)0x0UL) |
INTR_DONE_IF_INACTIVE Value
#define MXC_V_ADC_INTR_HI_LIMIT_IE_DIS ((uint32_t)0x0UL) |
INTR_HI_LIMIT_IE_DIS Value
#define MXC_V_ADC_INTR_HI_LIMIT_IE_EN ((uint32_t)0x1UL) |
INTR_HI_LIMIT_IE_EN Value
#define MXC_V_ADC_INTR_HI_LIMIT_IF_ACTIVE ((uint32_t)0x1UL) |
INTR_HI_LIMIT_IF_ACTIVE Value
#define MXC_V_ADC_INTR_HI_LIMIT_IF_INACTIVE ((uint32_t)0x0UL) |
INTR_HI_LIMIT_IF_INACTIVE Value
#define MXC_V_ADC_INTR_LO_LIMIT_IE_DIS ((uint32_t)0x0UL) |
INTR_LO_LIMIT_IE_DIS Value
#define MXC_V_ADC_INTR_LO_LIMIT_IE_EN ((uint32_t)0x1UL) |
INTR_LO_LIMIT_IE_EN Value
#define MXC_V_ADC_INTR_LO_LIMIT_IF_ACTIVE ((uint32_t)0x1UL) |
INTR_LO_LIMIT_IF_ACTIVE Value
#define MXC_V_ADC_INTR_LO_LIMIT_IF_INACTIVE ((uint32_t)0x0UL) |
INTR_LO_LIMIT_IF_INACTIVE Value
#define MXC_V_ADC_INTR_OVERFLOW_IE_DIS ((uint32_t)0x0UL) |
INTR_OVERFLOW_IE_DIS Value
#define MXC_V_ADC_INTR_OVERFLOW_IE_EN ((uint32_t)0x1UL) |
INTR_OVERFLOW_IE_EN Value
#define MXC_V_ADC_INTR_OVERFLOW_IF_ACTIVE ((uint32_t)0x1UL) |
INTR_OVERFLOW_IF_ACTIVE Value
#define MXC_V_ADC_INTR_OVERFLOW_IF_INACTIVE ((uint32_t)0x0UL) |
INTR_OVERFLOW_IF_INACTIVE Value
#define MXC_V_ADC_INTR_PENDING_INT_PENDING ((uint32_t)0x1UL) |
INTR_PENDING_INT_PENDING Value
#define MXC_V_ADC_INTR_PENDING_NO_INT ((uint32_t)0x0UL) |
INTR_PENDING_NO_INT Value
#define MXC_V_ADC_INTR_REF_READY_IE_DIS ((uint32_t)0x0UL) |
INTR_REF_READY_IE_DIS Value
#define MXC_V_ADC_INTR_REF_READY_IE_EN ((uint32_t)0x1UL) |
INTR_REF_READY_IE_EN Value
#define MXC_V_ADC_INTR_REF_READY_IF_ACTIVE ((uint32_t)0x1UL) |
INTR_REF_READY_IF_ACTIVE Value
#define MXC_V_ADC_INTR_REF_READY_IF_INACTIVE ((uint32_t)0x0UL) |
INTR_REF_READY_IF_INACTIVE Value