|
#define | MXC_R_SPIXF_CFG ((uint32_t)0x00000000UL) |
|
#define | MXC_R_SPIXF_FETCH_CTRL ((uint32_t)0x00000004UL) |
|
#define | MXC_R_SPIXF_MODE_CTRL ((uint32_t)0x00000008UL) |
|
#define | MXC_R_SPIXF_MODE_DATA ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_SPIXF_FB_CTRL ((uint32_t)0x00000010UL) |
|
#define | MXC_R_SPIXF_IO_CTRL ((uint32_t)0x0000001CUL) |
|
#define | MXC_R_SPIXF_SEC_CTRL ((uint32_t)0x00000020UL) |
|
#define | MXC_R_SPIXF_BUS_IDLE ((uint32_t)0x00000024UL) |
|
#define | MXC_F_SPIXF_CFG_MODE_POS 0 |
|
#define | MXC_F_SPIXF_CFG_MODE ((uint32_t)(0x3UL << MXC_F_SPIXF_CFG_MODE_POS)) |
|
#define | MXC_V_SPIXF_CFG_MODE_MODE0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_CFG_MODE_MODE0 (MXC_V_SPIXF_CFG_MODE_MODE0 << MXC_F_SPIXF_CFG_MODE_POS) |
|
#define | MXC_V_SPIXF_CFG_MODE_MODE3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_CFG_MODE_MODE3 (MXC_V_SPIXF_CFG_MODE_MODE3 << MXC_F_SPIXF_CFG_MODE_POS) |
|
#define | MXC_F_SPIXF_CFG_SSPOL_POS 2 |
|
#define | MXC_F_SPIXF_CFG_SSPOL ((uint32_t)(0x1UL << MXC_F_SPIXF_CFG_SSPOL_POS)) |
|
#define | MXC_V_SPIXF_CFG_SSPOL_ACTIVEHI ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_CFG_SSPOL_ACTIVEHI (MXC_V_SPIXF_CFG_SSPOL_ACTIVEHI << MXC_F_SPIXF_CFG_SSPOL_POS) |
|
#define | MXC_V_SPIXF_CFG_SSPOL_ACTIVELO ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_CFG_SSPOL_ACTIVELO (MXC_V_SPIXF_CFG_SSPOL_ACTIVELO << MXC_F_SPIXF_CFG_SSPOL_POS) |
|
#define | MXC_F_SPIXF_CFG_SSEL_POS 4 |
|
#define | MXC_F_SPIXF_CFG_SSEL ((uint32_t)(0x7UL << MXC_F_SPIXF_CFG_SSEL_POS)) |
|
#define | MXC_V_SPIXF_CFG_SSEL_SLAVE0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_CFG_SSEL_SLAVE0 (MXC_V_SPIXF_CFG_SSEL_SLAVE0 << MXC_F_SPIXF_CFG_SSEL_POS) |
|
#define | MXC_F_SPIXF_CFG_LOCLK_POS 8 |
|
#define | MXC_F_SPIXF_CFG_LOCLK ((uint32_t)(0xFUL << MXC_F_SPIXF_CFG_LOCLK_POS)) |
|
#define | MXC_F_SPIXF_CFG_HICLK_POS 12 |
|
#define | MXC_F_SPIXF_CFG_HICLK ((uint32_t)(0xFUL << MXC_F_SPIXF_CFG_HICLK_POS)) |
|
#define | MXC_F_SPIXF_CFG_SSACT_POS 16 |
|
#define | MXC_F_SPIXF_CFG_SSACT ((uint32_t)(0x3UL << MXC_F_SPIXF_CFG_SSACT_POS)) |
|
#define | MXC_V_SPIXF_CFG_SSACT_OFF ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_CFG_SSACT_OFF (MXC_V_SPIXF_CFG_SSACT_OFF << MXC_F_SPIXF_CFG_SSACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSACT_2CLK ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_CFG_SSACT_2CLK (MXC_V_SPIXF_CFG_SSACT_2CLK << MXC_F_SPIXF_CFG_SSACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSACT_4CLK ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_CFG_SSACT_4CLK (MXC_V_SPIXF_CFG_SSACT_4CLK << MXC_F_SPIXF_CFG_SSACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSACT_8CLK ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_CFG_SSACT_8CLK (MXC_V_SPIXF_CFG_SSACT_8CLK << MXC_F_SPIXF_CFG_SSACT_POS) |
|
#define | MXC_F_SPIXF_CFG_SSIACT_POS 18 |
|
#define | MXC_F_SPIXF_CFG_SSIACT ((uint32_t)(0x3UL << MXC_F_SPIXF_CFG_SSIACT_POS)) |
|
#define | MXC_V_SPIXF_CFG_SSIACT_1CLK ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_CFG_SSIACT_1CLK (MXC_V_SPIXF_CFG_SSIACT_1CLK << MXC_F_SPIXF_CFG_SSIACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSIACT_3CLK ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_CFG_SSIACT_3CLK (MXC_V_SPIXF_CFG_SSIACT_3CLK << MXC_F_SPIXF_CFG_SSIACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSIACT_5CLK ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_CFG_SSIACT_5CLK (MXC_V_SPIXF_CFG_SSIACT_5CLK << MXC_F_SPIXF_CFG_SSIACT_POS) |
|
#define | MXC_V_SPIXF_CFG_SSIACT_9CLK ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_CFG_SSIACT_9CLK (MXC_V_SPIXF_CFG_SSIACT_9CLK << MXC_F_SPIXF_CFG_SSIACT_POS) |
|
#define | MXC_F_SPIXF_FETCH_CTRL_CMDVAL_POS 0 |
|
#define | MXC_F_SPIXF_FETCH_CTRL_CMDVAL ((uint32_t)(0xFFUL << MXC_F_SPIXF_FETCH_CTRL_CMDVAL_POS)) |
|
#define | MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS 8 |
|
#define | MXC_F_SPIXF_FETCH_CTRL_CMDWTH ((uint32_t)(0x3UL << MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS)) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_CMDWTH_MONO ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_CMDWTH_MONO (MXC_V_SPIXF_FETCH_CTRL_CMDWTH_MONO << MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_CMDWTH_DUAL ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_CMDWTH_DUAL (MXC_V_SPIXF_FETCH_CTRL_CMDWTH_DUAL << MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_CMDWTH_QUAD ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_CMDWTH_QUAD (MXC_V_SPIXF_FETCH_CTRL_CMDWTH_QUAD << MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_CMDWTH_INVALID ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_CMDWTH_INVALID (MXC_V_SPIXF_FETCH_CTRL_CMDWTH_INVALID << MXC_F_SPIXF_FETCH_CTRL_CMDWTH_POS) |
|
#define | MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS 10 |
|
#define | MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH ((uint32_t)(0x3UL << MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS)) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_SINGLE ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR_WIDTH_SINGLE (MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_SINGLE << MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_DUAL ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR_WIDTH_DUAL (MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_DUAL << MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_QUAD ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR_WIDTH_QUAD (MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_QUAD << MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_INVALID ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR_WIDTH_INVALID (MXC_V_SPIXF_FETCH_CTRL_ADDR_WIDTH_INVALID << MXC_F_SPIXF_FETCH_CTRL_ADDR_WIDTH_POS) |
|
#define | MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS 12 |
|
#define | MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH ((uint32_t)(0x3UL << MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS)) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_SINGLE ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_DATA_WIDTH_SINGLE (MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_SINGLE << MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_DUAL ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_DATA_WIDTH_DUAL (MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_DUAL << MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_QUAD ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_DATA_WIDTH_QUAD (MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_QUAD << MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_INVALID ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_DATA_WIDTH_INVALID (MXC_V_SPIXF_FETCH_CTRL_DATA_WIDTH_INVALID << MXC_F_SPIXF_FETCH_CTRL_DATA_WIDTH_POS) |
|
#define | MXC_F_SPIXF_FETCH_CTRL_ADDR4_POS 16 |
|
#define | MXC_F_SPIXF_FETCH_CTRL_ADDR4 ((uint32_t)(0x1UL << MXC_F_SPIXF_FETCH_CTRL_ADDR4_POS)) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR4_3BYTE ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR4_3BYTE (MXC_V_SPIXF_FETCH_CTRL_ADDR4_3BYTE << MXC_F_SPIXF_FETCH_CTRL_ADDR4_POS) |
|
#define | MXC_V_SPIXF_FETCH_CTRL_ADDR4_4BYTE ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FETCH_CTRL_ADDR4_4BYTE (MXC_V_SPIXF_FETCH_CTRL_ADDR4_4BYTE << MXC_F_SPIXF_FETCH_CTRL_ADDR4_POS) |
|
#define | MXC_F_SPIXF_MODE_CTRL_MDCLK_POS 0 |
|
#define | MXC_F_SPIXF_MODE_CTRL_MDCLK ((uint32_t)(0xFUL << MXC_F_SPIXF_MODE_CTRL_MDCLK_POS)) |
|
#define | MXC_F_SPIXF_MODE_CTRL_NOCMD_POS 8 |
|
#define | MXC_F_SPIXF_MODE_CTRL_NOCMD ((uint32_t)(0x1UL << MXC_F_SPIXF_MODE_CTRL_NOCMD_POS)) |
|
#define | MXC_V_SPIXF_MODE_CTRL_NOCMD_ALWAYS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_MODE_CTRL_NOCMD_ALWAYS (MXC_V_SPIXF_MODE_CTRL_NOCMD_ALWAYS << MXC_F_SPIXF_MODE_CTRL_NOCMD_POS) |
|
#define | MXC_V_SPIXF_MODE_CTRL_NOCMD_ONCE ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_MODE_CTRL_NOCMD_ONCE (MXC_V_SPIXF_MODE_CTRL_NOCMD_ONCE << MXC_F_SPIXF_MODE_CTRL_NOCMD_POS) |
|
#define | MXC_F_SPIXF_MODE_CTRL_MODE_SEND_POS 9 |
|
#define | MXC_F_SPIXF_MODE_CTRL_MODE_SEND ((uint32_t)(0x1UL << MXC_F_SPIXF_MODE_CTRL_MODE_SEND_POS)) |
|
#define | MXC_V_SPIXF_MODE_CTRL_MODE_SEND_NEXT ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_MODE_CTRL_MODE_SEND_NEXT (MXC_V_SPIXF_MODE_CTRL_MODE_SEND_NEXT << MXC_F_SPIXF_MODE_CTRL_MODE_SEND_POS) |
|
#define | MXC_F_SPIXF_MODE_DATA_MDDATA_POS 0 |
|
#define | MXC_F_SPIXF_MODE_DATA_MDDATA ((uint32_t)(0xFFFFUL << MXC_F_SPIXF_MODE_DATA_MDDATA_POS)) |
|
#define | MXC_F_SPIXF_MODE_DATA_MDOE_POS 16 |
|
#define | MXC_F_SPIXF_MODE_DATA_MDOE ((uint32_t)(0xFFFFUL << MXC_F_SPIXF_MODE_DATA_MDOE_POS)) |
|
#define | MXC_F_SPIXF_FB_CTRL_FBMD_POS 0 |
|
#define | MXC_F_SPIXF_FB_CTRL_FBMD ((uint32_t)(0x1UL << MXC_F_SPIXF_FB_CTRL_FBMD_POS)) |
|
#define | MXC_V_SPIXF_FB_CTRL_FBMD_DIS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FB_CTRL_FBMD_DIS (MXC_V_SPIXF_FB_CTRL_FBMD_DIS << MXC_F_SPIXF_FB_CTRL_FBMD_POS) |
|
#define | MXC_V_SPIXF_FB_CTRL_FBMD_EN ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FB_CTRL_FBMD_EN (MXC_V_SPIXF_FB_CTRL_FBMD_EN << MXC_F_SPIXF_FB_CTRL_FBMD_POS) |
|
#define | MXC_F_SPIXF_FB_CTRL_FBINV_POS 1 |
|
#define | MXC_F_SPIXF_FB_CTRL_FBINV ((uint32_t)(0x1UL << MXC_F_SPIXF_FB_CTRL_FBINV_POS)) |
|
#define | MXC_V_SPIXF_FB_CTRL_FBINV_DIS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_FB_CTRL_FBINV_DIS (MXC_V_SPIXF_FB_CTRL_FBINV_DIS << MXC_F_SPIXF_FB_CTRL_FBINV_POS) |
|
#define | MXC_V_SPIXF_FB_CTRL_FBINV_EN ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_FB_CTRL_FBINV_EN (MXC_V_SPIXF_FB_CTRL_FBINV_EN << MXC_F_SPIXF_FB_CTRL_FBINV_POS) |
|
#define | MXC_F_SPIXF_IO_CTRL_SCK_DS_POS 0 |
|
#define | MXC_F_SPIXF_IO_CTRL_SCK_DS ((uint32_t)(0x1UL << MXC_F_SPIXF_IO_CTRL_SCK_DS_POS)) |
|
#define | MXC_V_SPIXF_IO_CTRL_SCK_DS_LOW ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SCK_DS_LOW (MXC_V_SPIXF_IO_CTRL_SCK_DS_LOW << MXC_F_SPIXF_IO_CTRL_SCK_DS_POS) |
|
#define | MXC_V_SPIXF_IO_CTRL_SCK_DS_HIGH ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SCK_DS_HIGH (MXC_V_SPIXF_IO_CTRL_SCK_DS_HIGH << MXC_F_SPIXF_IO_CTRL_SCK_DS_POS) |
|
#define | MXC_F_SPIXF_IO_CTRL_SS_DS_POS 1 |
|
#define | MXC_F_SPIXF_IO_CTRL_SS_DS ((uint32_t)(0x1UL << MXC_F_SPIXF_IO_CTRL_SS_DS_POS)) |
|
#define | MXC_V_SPIXF_IO_CTRL_SS_DS_LOW ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SS_DS_LOW (MXC_V_SPIXF_IO_CTRL_SS_DS_LOW << MXC_F_SPIXF_IO_CTRL_SS_DS_POS) |
|
#define | MXC_V_SPIXF_IO_CTRL_SS_DS_HIGH ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SS_DS_HIGH (MXC_V_SPIXF_IO_CTRL_SS_DS_HIGH << MXC_F_SPIXF_IO_CTRL_SS_DS_POS) |
|
#define | MXC_F_SPIXF_IO_CTRL_SDIO_DS_POS 2 |
|
#define | MXC_F_SPIXF_IO_CTRL_SDIO_DS ((uint32_t)(0x1UL << MXC_F_SPIXF_IO_CTRL_SDIO_DS_POS)) |
|
#define | MXC_V_SPIXF_IO_CTRL_SDIO_DS_LOW ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SDIO_DS_LOW (MXC_V_SPIXF_IO_CTRL_SDIO_DS_LOW << MXC_F_SPIXF_IO_CTRL_SDIO_DS_POS) |
|
#define | MXC_V_SPIXF_IO_CTRL_SDIO_DS_HIGH ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_SDIO_DS_HIGH (MXC_V_SPIXF_IO_CTRL_SDIO_DS_HIGH << MXC_F_SPIXF_IO_CTRL_SDIO_DS_POS) |
|
#define | MXC_F_SPIXF_IO_CTRL_PUPDCTRL_POS 3 |
|
#define | MXC_F_SPIXF_IO_CTRL_PUPDCTRL ((uint32_t)(0x3UL << MXC_F_SPIXF_IO_CTRL_PUPDCTRL_POS)) |
|
#define | MXC_V_SPIXF_IO_CTRL_PUPDCTRL_TRI_STATE ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_PUPDCTRL_TRI_STATE (MXC_V_SPIXF_IO_CTRL_PUPDCTRL_TRI_STATE << MXC_F_SPIXF_IO_CTRL_PUPDCTRL_POS) |
|
#define | MXC_V_SPIXF_IO_CTRL_PUPDCTRL_PULL_UP ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_PUPDCTRL_PULL_UP (MXC_V_SPIXF_IO_CTRL_PUPDCTRL_PULL_UP << MXC_F_SPIXF_IO_CTRL_PUPDCTRL_POS) |
|
#define | MXC_V_SPIXF_IO_CTRL_PUPDCTRL_PULL_DOWN ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXF_IO_CTRL_PUPDCTRL_PULL_DOWN (MXC_V_SPIXF_IO_CTRL_PUPDCTRL_PULL_DOWN << MXC_F_SPIXF_IO_CTRL_PUPDCTRL_POS) |
|
#define | MXC_F_SPIXF_SEC_CTRL_DEC_EN_POS 0 |
|
#define | MXC_F_SPIXF_SEC_CTRL_DEC_EN ((uint32_t)(0x1UL << MXC_F_SPIXF_SEC_CTRL_DEC_EN_POS)) |
|
#define | MXC_V_SPIXF_SEC_CTRL_DEC_EN_DIS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_SEC_CTRL_DEC_EN_DIS (MXC_V_SPIXF_SEC_CTRL_DEC_EN_DIS << MXC_F_SPIXF_SEC_CTRL_DEC_EN_POS) |
|
#define | MXC_V_SPIXF_SEC_CTRL_DEC_EN_EN ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_SEC_CTRL_DEC_EN_EN (MXC_V_SPIXF_SEC_CTRL_DEC_EN_EN << MXC_F_SPIXF_SEC_CTRL_DEC_EN_POS) |
|
#define | MXC_F_SPIXF_SEC_CTRL_AUTH_DISABLE_POS 1 |
|
#define | MXC_F_SPIXF_SEC_CTRL_AUTH_DISABLE ((uint32_t)(0x1UL << MXC_F_SPIXF_SEC_CTRL_AUTH_DISABLE_POS)) |
|
#define | MXC_V_SPIXF_SEC_CTRL_AUTH_DISABLE_EN ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXF_SEC_CTRL_AUTH_DISABLE_EN (MXC_V_SPIXF_SEC_CTRL_AUTH_DISABLE_EN << MXC_F_SPIXF_SEC_CTRL_AUTH_DISABLE_POS) |
|
#define | MXC_V_SPIXF_SEC_CTRL_AUTH_DISABLE_DIS ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXF_SEC_CTRL_AUTH_DISABLE_DIS (MXC_V_SPIXF_SEC_CTRL_AUTH_DISABLE_DIS << MXC_F_SPIXF_SEC_CTRL_AUTH_DISABLE_POS) |
|
#define | MXC_F_SPIXF_BUS_IDLE_BUSIDLE_POS 0 |
|
#define | MXC_F_SPIXF_BUS_IDLE_BUSIDLE ((uint32_t)(0xFFFFUL << MXC_F_SPIXF_BUS_IDLE_BUSIDLE_POS)) |
|