![]() |
MAX32660 Peripheral Driver API
Peripheral Driver API for the MAX32660
|
RTC Control Register.
#define MXC_F_RTC_CTRL_ADE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_ADE_POS)) |
CTRL_ADE Mask
#define MXC_F_RTC_CTRL_ADE_POS 1 |
CTRL_ADE Position
#define MXC_F_RTC_CTRL_ALDF ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_ALDF_POS)) |
CTRL_ALDF Mask
#define MXC_F_RTC_CTRL_ALDF_POS 6 |
CTRL_ALDF Position
#define MXC_F_RTC_CTRL_ALSF ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_ALSF_POS)) |
CTRL_ALSF Mask
#define MXC_F_RTC_CTRL_ALSF_POS 7 |
CTRL_ALSF Position
#define MXC_F_RTC_CTRL_ASE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_ASE_POS)) |
CTRL_ASE Mask
#define MXC_F_RTC_CTRL_ASE_POS 2 |
CTRL_ASE Position
#define MXC_F_RTC_CTRL_BUSY ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_BUSY_POS)) |
CTRL_BUSY Mask
#define MXC_F_RTC_CTRL_BUSY_POS 3 |
CTRL_BUSY Position
#define MXC_F_RTC_CTRL_FT ((uint32_t)(0x3UL << MXC_F_RTC_CTRL_FT_POS)) |
CTRL_FT Mask
#define MXC_F_RTC_CTRL_FT_POS 9 |
CTRL_FT Position
#define MXC_F_RTC_CTRL_RDY ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_RDY_POS)) |
CTRL_RDY Mask
#define MXC_F_RTC_CTRL_RDY_POS 4 |
CTRL_RDY Position
#define MXC_F_RTC_CTRL_RDYE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_RDYE_POS)) |
CTRL_RDYE Mask
#define MXC_F_RTC_CTRL_RDYE_POS 5 |
CTRL_RDYE Position
#define MXC_F_RTC_CTRL_RTCE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_RTCE_POS)) |
CTRL_RTCE Mask
#define MXC_F_RTC_CTRL_RTCE_POS 0 |
CTRL_RTCE Position
#define MXC_F_RTC_CTRL_SQE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_SQE_POS)) |
CTRL_SQE Mask
#define MXC_F_RTC_CTRL_SQE_POS 8 |
CTRL_SQE Position
#define MXC_F_RTC_CTRL_WE ((uint32_t)(0x1UL << MXC_F_RTC_CTRL_WE_POS)) |
CTRL_WE Mask
#define MXC_F_RTC_CTRL_WE_POS 15 |
CTRL_WE Position
#define MXC_F_RTC_CTRL_X32KMD ((uint32_t)(0x3UL << MXC_F_RTC_CTRL_X32KMD_POS)) |
CTRL_X32KMD Mask
#define MXC_F_RTC_CTRL_X32KMD_POS 11 |
CTRL_X32KMD Position
#define MXC_S_RTC_CTRL_FT_CLKDIV8 (MXC_V_RTC_CTRL_FT_CLKDIV8 << MXC_F_RTC_CTRL_FT_POS) |
CTRL_FT_CLKDIV8 Setting
#define MXC_S_RTC_CTRL_FT_FREQ1HZ (MXC_V_RTC_CTRL_FT_FREQ1HZ << MXC_F_RTC_CTRL_FT_POS) |
CTRL_FT_FREQ1HZ Setting
#define MXC_S_RTC_CTRL_FT_FREQ4KHZ (MXC_V_RTC_CTRL_FT_FREQ4KHZ << MXC_F_RTC_CTRL_FT_POS) |
CTRL_FT_FREQ4KHZ Setting
#define MXC_S_RTC_CTRL_FT_FREQ512HZ (MXC_V_RTC_CTRL_FT_FREQ512HZ << MXC_F_RTC_CTRL_FT_POS) |
CTRL_FT_FREQ512HZ Setting
#define MXC_S_RTC_CTRL_X32KMD_NOISEIMMUNEMODE (MXC_V_RTC_CTRL_X32KMD_NOISEIMMUNEMODE << MXC_F_RTC_CTRL_X32KMD_POS) |
CTRL_X32KMD_NOISEIMMUNEMODE Setting
#define MXC_S_RTC_CTRL_X32KMD_QUIETINSTOPNOWARMUP (MXC_V_RTC_CTRL_X32KMD_QUIETINSTOPNOWARMUP << MXC_F_RTC_CTRL_X32KMD_POS) |
CTRL_X32KMD_QUIETINSTOPNOWARMUP Setting
#define MXC_S_RTC_CTRL_X32KMD_QUIETINSTOPWITHWARMUP (MXC_V_RTC_CTRL_X32KMD_QUIETINSTOPWITHWARMUP << MXC_F_RTC_CTRL_X32KMD_POS) |
CTRL_X32KMD_QUIETINSTOPWITHWARMUP Setting
#define MXC_S_RTC_CTRL_X32KMD_QUIETMODE (MXC_V_RTC_CTRL_X32KMD_QUIETMODE << MXC_F_RTC_CTRL_X32KMD_POS) |
CTRL_X32KMD_QUIETMODE Setting
#define MXC_V_RTC_CTRL_FT_CLKDIV8 ((uint32_t)0x3UL) |
CTRL_FT_CLKDIV8 Value
#define MXC_V_RTC_CTRL_FT_FREQ1HZ ((uint32_t)0x0UL) |
CTRL_FT_FREQ1HZ Value
#define MXC_V_RTC_CTRL_FT_FREQ4KHZ ((uint32_t)0x2UL) |
CTRL_FT_FREQ4KHZ Value
#define MXC_V_RTC_CTRL_FT_FREQ512HZ ((uint32_t)0x1UL) |
CTRL_FT_FREQ512HZ Value
#define MXC_V_RTC_CTRL_X32KMD_NOISEIMMUNEMODE ((uint32_t)0x0UL) |
CTRL_X32KMD_NOISEIMMUNEMODE Value
#define MXC_V_RTC_CTRL_X32KMD_QUIETINSTOPNOWARMUP ((uint32_t)0x3UL) |
CTRL_X32KMD_QUIETINSTOPNOWARMUP Value
#define MXC_V_RTC_CTRL_X32KMD_QUIETINSTOPWITHWARMUP ((uint32_t)0x2UL) |
CTRL_X32KMD_QUIETINSTOPWITHWARMUP Value
#define MXC_V_RTC_CTRL_X32KMD_QUIETMODE ((uint32_t)0x1UL) |
CTRL_X32KMD_QUIETMODE Value