MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
mcr_regs.h
Go to the documentation of this file.
1
8/******************************************************************************
9 *
10 * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by
11 * Analog Devices, Inc.),
12 * Copyright (C) 2023-2024 Analog Devices, Inc.
13 *
14 * Licensed under the Apache License, Version 2.0 (the "License");
15 * you may not use this file except in compliance with the License.
16 * You may obtain a copy of the License at
17 *
18 * http://www.apache.org/licenses/LICENSE-2.0
19 *
20 * Unless required by applicable law or agreed to in writing, software
21 * distributed under the License is distributed on an "AS IS" BASIS,
22 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
23 * See the License for the specific language governing permissions and
24 * limitations under the License.
25 *
26 ******************************************************************************/
27
28#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_MCR_REGS_H_
29#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_MCR_REGS_H_
30
31/* **** Includes **** */
32#include <stdint.h>
33
34#ifdef __cplusplus
35extern "C" {
36#endif
37
38#if defined (__ICCARM__)
39 #pragma system_include
40#endif
41
42#if defined (__CC_ARM)
43 #pragma anon_unions
44#endif
46/*
47 If types are not defined elsewhere (CMSIS) define them here
48*/
49#ifndef __IO
50#define __IO volatile
51#endif
52#ifndef __I
53#define __I volatile const
54#endif
55#ifndef __O
56#define __O volatile
57#endif
58#ifndef __R
59#define __R volatile const
60#endif
62
63/* **** Definitions **** */
64
76typedef struct {
77 __IO uint32_t eccen;
78 __IO uint32_t hirc96m;
79 __IO uint32_t outen;
80 __IO uint32_t aincomp;
81 __IO uint32_t ctrl;
82} mxc_mcr_regs_t;
83
84/* Register offsets for module MCR */
91#define MXC_R_MCR_ECCEN ((uint32_t)0x00000000UL)
92#define MXC_R_MCR_HIRC96M ((uint32_t)0x00000004UL)
93#define MXC_R_MCR_OUTEN ((uint32_t)0x00000008UL)
94#define MXC_R_MCR_AINCOMP ((uint32_t)0x0000000CUL)
95#define MXC_R_MCR_CTRL ((uint32_t)0x00000010UL)
104#define MXC_F_MCR_ECCEN_SYSRAM0ECCEN_POS 0
105#define MXC_F_MCR_ECCEN_SYSRAM0ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM0ECCEN_POS))
107#define MXC_F_MCR_ECCEN_SYSRAM1ECCEN_POS 1
108#define MXC_F_MCR_ECCEN_SYSRAM1ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM1ECCEN_POS))
110#define MXC_F_MCR_ECCEN_SYSRAM2ECCEN_POS 2
111#define MXC_F_MCR_ECCEN_SYSRAM2ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM2ECCEN_POS))
113#define MXC_F_MCR_ECCEN_SYSRAM3ECCEN_POS 3
114#define MXC_F_MCR_ECCEN_SYSRAM3ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM3ECCEN_POS))
116#define MXC_F_MCR_ECCEN_SYSRAM4ECCEN_POS 4
117#define MXC_F_MCR_ECCEN_SYSRAM4ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM4ECCEN_POS))
119#define MXC_F_MCR_ECCEN_SYSRAM5ECCEN_POS 5
120#define MXC_F_MCR_ECCEN_SYSRAM5ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_SYSRAM5ECCEN_POS))
122#define MXC_F_MCR_ECCEN_IC0ECCEN_POS 8
123#define MXC_F_MCR_ECCEN_IC0ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_IC0ECCEN_POS))
125#define MXC_F_MCR_ECCEN_IC1ECCEN_POS 9
126#define MXC_F_MCR_ECCEN_IC1ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_IC1ECCEN_POS))
128#define MXC_F_MCR_ECCEN_ICXIPFECCEN_POS 10
129#define MXC_F_MCR_ECCEN_ICXIPFECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_ICXIPFECCEN_POS))
131#define MXC_F_MCR_ECCEN_FL0ECCEN_POS 11
132#define MXC_F_MCR_ECCEN_FL0ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_FL0ECCEN_POS))
134#define MXC_F_MCR_ECCEN_FL1ECCEN_POS 12
135#define MXC_F_MCR_ECCEN_FL1ECCEN ((uint32_t)(0x1UL << MXC_F_MCR_ECCEN_FL1ECCEN_POS))
145#define MXC_F_MCR_HIRC96M_HIRC96MTR_POS 0
146#define MXC_F_MCR_HIRC96M_HIRC96MTR ((uint32_t)(0x1FFUL << MXC_F_MCR_HIRC96M_HIRC96MTR_POS))
147#define MXC_V_MCR_HIRC96M_HIRC96MTR_DEFAULT ((uint32_t)0x100UL)
148#define MXC_S_MCR_HIRC96M_HIRC96MTR_DEFAULT (MXC_V_MCR_HIRC96M_HIRC96MTR_DEFAULT << MXC_F_MCR_HIRC96M_HIRC96MTR_POS)
158#define MXC_F_MCR_OUTEN_SQWOUT0EN_POS 0
159#define MXC_F_MCR_OUTEN_SQWOUT0EN ((uint32_t)(0x1UL << MXC_F_MCR_OUTEN_SQWOUT0EN_POS))
161#define MXC_F_MCR_OUTEN_SQWOUT1EN_POS 1
162#define MXC_F_MCR_OUTEN_SQWOUT1EN ((uint32_t)(0x1UL << MXC_F_MCR_OUTEN_SQWOUT1EN_POS))
164#define MXC_F_MCR_OUTEN_PDOWNOUT0EN_POS 2
165#define MXC_F_MCR_OUTEN_PDOWNOUT0EN ((uint32_t)(0x1UL << MXC_F_MCR_OUTEN_PDOWNOUT0EN_POS))
167#define MXC_F_MCR_OUTEN_PDOWNOUT1EN_POS 3
168#define MXC_F_MCR_OUTEN_PDOWNOUT1EN ((uint32_t)(0x1UL << MXC_F_MCR_OUTEN_PDOWNOUT1EN_POS))
178#define MXC_F_MCR_AINCOMP_AINCOMP0PD_POS 0
179#define MXC_F_MCR_AINCOMP_AINCOMP0PD ((uint32_t)(0x1UL << MXC_F_MCR_AINCOMP_AINCOMP0PD_POS))
181#define MXC_F_MCR_AINCOMP_AINCOMP1PD_POS 1
182#define MXC_F_MCR_AINCOMP_AINCOMP1PD ((uint32_t)(0x1UL << MXC_F_MCR_AINCOMP_AINCOMP1PD_POS))
184#define MXC_F_MCR_AINCOMP_AINCOMP2PD_POS 2
185#define MXC_F_MCR_AINCOMP_AINCOMP2PD ((uint32_t)(0x1UL << MXC_F_MCR_AINCOMP_AINCOMP2PD_POS))
187#define MXC_F_MCR_AINCOMP_AINCOMP3PD_POS 3
188#define MXC_F_MCR_AINCOMP_AINCOMP3PD ((uint32_t)(0x1UL << MXC_F_MCR_AINCOMP_AINCOMP3PD_POS))
190#define MXC_F_MCR_AINCOMP_AINCOMPHYST_POS 4
191#define MXC_F_MCR_AINCOMP_AINCOMPHYST ((uint32_t)(0x3UL << MXC_F_MCR_AINCOMP_AINCOMPHYST_POS))
201#define MXC_F_MCR_CTRL_VDDCSWEN_POS 0
202#define MXC_F_MCR_CTRL_VDDCSWEN ((uint32_t)(0x1UL << MXC_F_MCR_CTRL_VDDCSWEN_POS))
204#define MXC_F_MCR_CTRL_VDDCSW_POS 1
205#define MXC_F_MCR_CTRL_VDDCSW ((uint32_t)(0x3UL << MXC_F_MCR_CTRL_VDDCSW_POS))
207#define MXC_F_MCR_CTRL_USBSWEN_N_POS 3
208#define MXC_F_MCR_CTRL_USBSWEN_N ((uint32_t)(0x1UL << MXC_F_MCR_CTRL_USBSWEN_N_POS))
210#define MXC_F_MCR_CTRL_BUCKCLKSCALEN_POS 8
211#define MXC_F_MCR_CTRL_BUCKCLKSCALEN ((uint32_t)(0x1UL << MXC_F_MCR_CTRL_BUCKCLKSCALEN_POS))
213#define MXC_F_MCR_CTRL_P1M_POS 9
214#define MXC_F_MCR_CTRL_P1M ((uint32_t)(0x1UL << MXC_F_MCR_CTRL_P1M_POS))
216#define MXC_F_MCR_CTRL_RSTN_VOLTAGE_SEL_POS 10
217#define MXC_F_MCR_CTRL_RSTN_VOLTAGE_SEL ((uint32_t)(0x1UL << MXC_F_MCR_CTRL_RSTN_VOLTAGE_SEL_POS))
221#ifdef __cplusplus
222}
223#endif
224
225#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_MCR_REGS_H_
mxc_mcr_regs_t::aincomp
__IO uint32_t aincomp
Definition: mcr_regs.h:80
mxc_mcr_regs_t::ctrl
__IO uint32_t ctrl
Definition: mcr_regs.h:81
mxc_mcr_regs_t::outen
__IO uint32_t outen
Definition: mcr_regs.h:79
mxc_mcr_regs_t::eccen
__IO uint32_t eccen
Definition: mcr_regs.h:77
mxc_mcr_regs_t::hirc96m
__IO uint32_t hirc96m
Definition: mcr_regs.h:78
mxc_mcr_regs_t
Definition: mcr_regs.h:76