|
#define | MXC_R_SPIXFC_CONFIG ((uint32_t)0x00000000UL) |
|
#define | MXC_R_SPIXFC_SS_POL ((uint32_t)0x00000004UL) |
|
#define | MXC_R_SPIXFC_GEN_CTRL ((uint32_t)0x00000008UL) |
|
#define | MXC_R_SPIXFC_FIFO_CTRL ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_SPIXFC_SPCTRL ((uint32_t)0x00000010UL) |
|
#define | MXC_R_SPIXFC_INTFL ((uint32_t)0x00000014UL) |
|
#define | MXC_R_SPIXFC_INTEN ((uint32_t)0x00000018UL) |
|
#define | MXC_F_SPIXFC_CONFIG_SSEL_POS 0 |
|
#define | MXC_F_SPIXFC_CONFIG_SSEL ((uint32_t)(0x7UL << MXC_F_SPIXFC_CONFIG_SSEL_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_SSEL_SLAVE_0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SSEL_SLAVE_0 (MXC_V_SPIXFC_CONFIG_SSEL_SLAVE_0 << MXC_F_SPIXFC_CONFIG_SSEL_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SSEL_SLAVE_1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SSEL_SLAVE_1 (MXC_V_SPIXFC_CONFIG_SSEL_SLAVE_1 << MXC_F_SPIXFC_CONFIG_SSEL_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_MODE_POS 4 |
|
#define | MXC_F_SPIXFC_CONFIG_MODE ((uint32_t)(0x3UL << MXC_F_SPIXFC_CONFIG_MODE_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_MODE_SPIX_MODE_0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_MODE_SPIX_MODE_0 (MXC_V_SPIXFC_CONFIG_MODE_SPIX_MODE_0 << MXC_F_SPIXFC_CONFIG_MODE_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_MODE_SPIX_MODE_3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CONFIG_MODE_SPIX_MODE_3 (MXC_V_SPIXFC_CONFIG_MODE_SPIX_MODE_3 << MXC_F_SPIXFC_CONFIG_MODE_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS 6 |
|
#define | MXC_F_SPIXFC_CONFIG_PAGE_SIZE ((uint32_t)(0x3UL << MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_PAGE_SIZE_4_BYTES ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_PAGE_SIZE_4_BYTES (MXC_V_SPIXFC_CONFIG_PAGE_SIZE_4_BYTES << MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_PAGE_SIZE_8_BYTES ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CONFIG_PAGE_SIZE_8_BYTES (MXC_V_SPIXFC_CONFIG_PAGE_SIZE_8_BYTES << MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_PAGE_SIZE_16_BYTES ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CONFIG_PAGE_SIZE_16_BYTES (MXC_V_SPIXFC_CONFIG_PAGE_SIZE_16_BYTES << MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_PAGE_SIZE_32_BYTES ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CONFIG_PAGE_SIZE_32_BYTES (MXC_V_SPIXFC_CONFIG_PAGE_SIZE_32_BYTES << MXC_F_SPIXFC_CONFIG_PAGE_SIZE_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_HI_CLK_POS 8 |
|
#define | MXC_F_SPIXFC_CONFIG_HI_CLK ((uint32_t)(0xFUL << MXC_F_SPIXFC_CONFIG_HI_CLK_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_HI_CLK_16_SCLK ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_HI_CLK_16_SCLK (MXC_V_SPIXFC_CONFIG_HI_CLK_16_SCLK << MXC_F_SPIXFC_CONFIG_HI_CLK_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_LO_CLK_POS 12 |
|
#define | MXC_F_SPIXFC_CONFIG_LO_CLK ((uint32_t)(0xFUL << MXC_F_SPIXFC_CONFIG_LO_CLK_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_LO_CLK_16_SCLK ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_LO_CLK_16_SCLK (MXC_V_SPIXFC_CONFIG_LO_CLK_16_SCLK << MXC_F_SPIXFC_CONFIG_LO_CLK_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_SS_ACT_POS 16 |
|
#define | MXC_F_SPIXFC_CONFIG_SS_ACT ((uint32_t)(0x3UL << MXC_F_SPIXFC_CONFIG_SS_ACT_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_ACT_0_CLKS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_ACT_0_CLKS (MXC_V_SPIXFC_CONFIG_SS_ACT_0_CLKS << MXC_F_SPIXFC_CONFIG_SS_ACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_ACT_2_CLKS ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_ACT_2_CLKS (MXC_V_SPIXFC_CONFIG_SS_ACT_2_CLKS << MXC_F_SPIXFC_CONFIG_SS_ACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_ACT_4_CLKS ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_ACT_4_CLKS (MXC_V_SPIXFC_CONFIG_SS_ACT_4_CLKS << MXC_F_SPIXFC_CONFIG_SS_ACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_ACT_8_CLKS ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_ACT_8_CLKS (MXC_V_SPIXFC_CONFIG_SS_ACT_8_CLKS << MXC_F_SPIXFC_CONFIG_SS_ACT_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_SS_INACT_POS 18 |
|
#define | MXC_F_SPIXFC_CONFIG_SS_INACT ((uint32_t)(0x3UL << MXC_F_SPIXFC_CONFIG_SS_INACT_POS)) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_INACT_4_CLKS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_INACT_4_CLKS (MXC_V_SPIXFC_CONFIG_SS_INACT_4_CLKS << MXC_F_SPIXFC_CONFIG_SS_INACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_INACT_6_CLKS ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_INACT_6_CLKS (MXC_V_SPIXFC_CONFIG_SS_INACT_6_CLKS << MXC_F_SPIXFC_CONFIG_SS_INACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_INACT_8_CLKS ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_INACT_8_CLKS (MXC_V_SPIXFC_CONFIG_SS_INACT_8_CLKS << MXC_F_SPIXFC_CONFIG_SS_INACT_POS) |
|
#define | MXC_V_SPIXFC_CONFIG_SS_INACT_12_CLKS ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CONFIG_SS_INACT_12_CLKS (MXC_V_SPIXFC_CONFIG_SS_INACT_12_CLKS << MXC_F_SPIXFC_CONFIG_SS_INACT_POS) |
|
#define | MXC_F_SPIXFC_CONFIG_IOSMPL_POS 20 |
|
#define | MXC_F_SPIXFC_CONFIG_IOSMPL ((uint32_t)(0xFUL << MXC_F_SPIXFC_CONFIG_IOSMPL_POS)) |
|
#define | MXC_F_SPIXFC_SS_POL_SSPOL_0_POS 0 |
|
#define | MXC_F_SPIXFC_SS_POL_SSPOL_0 ((uint32_t)(0x1UL << MXC_F_SPIXFC_SS_POL_SSPOL_0_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_ENABLE_POS 0 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_ENABLE ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_ENABLE_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_TX_FIFO_EN_POS 1 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_TX_FIFO_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_TX_FIFO_EN_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_RX_FIFO_EN_POS 2 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_RX_FIFO_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_RX_FIFO_EN_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BBMODE_POS 3 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BBMODE ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_BBMODE_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SSDR_POS 4 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SSDR ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SSDR_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCLK_DR_POS 6 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCLK_DR ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SCLK_DR_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS 8 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN ((uint32_t)(0xFUL << MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS)) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO0 (MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO0 << MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO1 (MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO1 << MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO2 (MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO2 << MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO3 (MXC_V_SPIXFC_GEN_CTRL_SDIO_DATA_IN_SDIO3 << MXC_F_SPIXFC_GEN_CTRL_SDIO_DATA_IN_POS) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS 12 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BB_DATA ((uint32_t)(0xFUL << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS)) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_SDIO0 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO0 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_SDIO1 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO1 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_SDIO2 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO2 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_SDIO3 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_SDIO3 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_POS) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS 16 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN ((uint32_t)(0xFUL << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS)) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO0 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO0 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO1 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO1 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO2 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO2 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO3 (MXC_V_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_SDIO3 << MXC_F_SPIXFC_GEN_CTRL_BB_DATA_OUT_EN_POS) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SIMPLE_POS 20 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SIMPLE ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SIMPLE_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SIMPLERX_POS 21 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SIMPLERX ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SIMPLERX_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SMPLSS_POS 22 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SMPLSS ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SMPLSS_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCLK_FB_POS 24 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCLK_FB ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SCLK_FB_POS)) |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCKFBINV_POS 25 |
|
#define | MXC_F_SPIXFC_GEN_CTRL_SCKFBINV ((uint32_t)(0x1UL << MXC_F_SPIXFC_GEN_CTRL_SCKFBINV_POS)) |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_AE_LVL_POS 0 |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_AE_LVL ((uint32_t)(0xFUL << MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_AE_LVL_POS)) |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_CNT_POS 8 |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_CNT ((uint32_t)(0x1FUL << MXC_F_SPIXFC_FIFO_CTRL_TX_FIFO_CNT_POS)) |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_AF_LVL_POS 16 |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_AF_LVL ((uint32_t)(0x1FUL << MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_AF_LVL_POS)) |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_CNT_POS 24 |
|
#define | MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_CNT ((uint32_t)(0x3FUL << MXC_F_SPIXFC_FIFO_CTRL_RX_FIFO_CNT_POS)) |
|
#define | MXC_F_SPIXFC_SPCTRL_SAMPL_POS 0 |
|
#define | MXC_F_SPIXFC_SPCTRL_SAMPL ((uint32_t)(0x1UL << MXC_F_SPIXFC_SPCTRL_SAMPL_POS)) |
|
#define | MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS 4 |
|
#define | MXC_F_SPIXFC_SPCTRL_SDIOOUT ((uint32_t)(0xFUL << MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS)) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOUT_SDIO0 (MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO0 << MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOUT_SDIO1 (MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO1 << MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOUT_SDIO2 (MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO2 << MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOUT_SDIO3 (MXC_V_SPIXFC_SPCTRL_SDIOOUT_SDIO3 << MXC_F_SPIXFC_SPCTRL_SDIOOUT_POS) |
|
#define | MXC_F_SPIXFC_SPCTRL_SDIOOE_POS 8 |
|
#define | MXC_F_SPIXFC_SPCTRL_SDIOOE ((uint32_t)(0xFUL << MXC_F_SPIXFC_SPCTRL_SDIOOE_POS)) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOE_SDIO0 (MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO0 << MXC_F_SPIXFC_SPCTRL_SDIOOE_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOE_SDIO1 (MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO1 << MXC_F_SPIXFC_SPCTRL_SDIOOE_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOE_SDIO2 (MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO2 << MXC_F_SPIXFC_SPCTRL_SDIOOE_POS) |
|
#define | MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_SPCTRL_SDIOOE_SDIO3 (MXC_V_SPIXFC_SPCTRL_SDIOOE_SDIO3 << MXC_F_SPIXFC_SPCTRL_SDIOOE_POS) |
|
#define | MXC_F_SPIXFC_SPCTRL_SCLKINH3_POS 16 |
|
#define | MXC_F_SPIXFC_SPCTRL_SCLKINH3 ((uint32_t)(0x1UL << MXC_F_SPIXFC_SPCTRL_SCLKINH3_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_STALLED_POS 0 |
|
#define | MXC_F_SPIXFC_INTFL_TX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_STALLED_POS 1 |
|
#define | MXC_F_SPIXFC_INTFL_RX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_READY_POS 2 |
|
#define | MXC_F_SPIXFC_INTFL_TX_READY ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_READY_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_DONE_POS 3 |
|
#define | MXC_F_SPIXFC_INTFL_RX_DONE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_DONE_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_FIFO_AE_POS 4 |
|
#define | MXC_F_SPIXFC_INTFL_TX_FIFO_AE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_FIFO_AE_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_FIFO_AF_POS 5 |
|
#define | MXC_F_SPIXFC_INTFL_RX_FIFO_AF ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_FIFO_AF_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_STALLED_POS 0 |
|
#define | MXC_F_SPIXFC_INTEN_TX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_STALLED_POS 1 |
|
#define | MXC_F_SPIXFC_INTEN_RX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_READY_POS 2 |
|
#define | MXC_F_SPIXFC_INTEN_TX_READY ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_READY_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_DONE_POS 3 |
|
#define | MXC_F_SPIXFC_INTEN_RX_DONE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_DONE_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_FIFO_AE_POS 4 |
|
#define | MXC_F_SPIXFC_INTEN_TX_FIFO_AE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_FIFO_AE_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_FIFO_AF_POS 5 |
|
#define | MXC_F_SPIXFC_INTEN_RX_FIFO_AF ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_FIFO_AF_POS)) |
|