|
#define | MXC_R_UART_CTRL ((uint32_t)0x00000000UL) |
|
#define | MXC_R_UART_STATUS ((uint32_t)0x00000004UL) |
|
#define | MXC_R_UART_INT_EN ((uint32_t)0x00000008UL) |
|
#define | MXC_R_UART_INT_FL ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_UART_CLKDIV ((uint32_t)0x00000010UL) |
|
#define | MXC_R_UART_OSR ((uint32_t)0x00000014UL) |
|
#define | MXC_R_UART_TXPEEK ((uint32_t)0x00000018UL) |
|
#define | MXC_R_UART_PNR ((uint32_t)0x0000001CUL) |
|
#define | MXC_R_UART_FIFO ((uint32_t)0x00000020UL) |
|
#define | MXC_R_UART_DMA ((uint32_t)0x00000030UL) |
|
#define | MXC_R_UART_WKEN ((uint32_t)0x00000034UL) |
|
#define | MXC_R_UART_WKFL ((uint32_t)0x00000038UL) |
|
#define | MXC_F_UART_CTRL_RX_THD_VAL_POS 0 |
|
#define | MXC_F_UART_CTRL_RX_THD_VAL ((uint32_t)(0xFUL << MXC_F_UART_CTRL_RX_THD_VAL_POS)) |
|
#define | MXC_F_UART_CTRL_PAR_EN_POS 4 |
|
#define | MXC_F_UART_CTRL_PAR_EN ((uint32_t)(0x1UL << MXC_F_UART_CTRL_PAR_EN_POS)) |
|
#define | MXC_F_UART_CTRL_PAR_EO_POS 5 |
|
#define | MXC_F_UART_CTRL_PAR_EO ((uint32_t)(0x1UL << MXC_F_UART_CTRL_PAR_EO_POS)) |
|
#define | MXC_F_UART_CTRL_PAR_MD_POS 6 |
|
#define | MXC_F_UART_CTRL_PAR_MD ((uint32_t)(0x1UL << MXC_F_UART_CTRL_PAR_MD_POS)) |
|
#define | MXC_F_UART_CTRL_CTS_DIS_POS 7 |
|
#define | MXC_F_UART_CTRL_CTS_DIS ((uint32_t)(0x1UL << MXC_F_UART_CTRL_CTS_DIS_POS)) |
|
#define | MXC_F_UART_CTRL_TX_FLUSH_POS 8 |
|
#define | MXC_F_UART_CTRL_TX_FLUSH ((uint32_t)(0x1UL << MXC_F_UART_CTRL_TX_FLUSH_POS)) |
|
#define | MXC_F_UART_CTRL_RX_FLUSH_POS 9 |
|
#define | MXC_F_UART_CTRL_RX_FLUSH ((uint32_t)(0x1UL << MXC_F_UART_CTRL_RX_FLUSH_POS)) |
|
#define | MXC_F_UART_CTRL_CHAR_SIZE_POS 10 |
|
#define | MXC_F_UART_CTRL_CHAR_SIZE ((uint32_t)(0x3UL << MXC_F_UART_CTRL_CHAR_SIZE_POS)) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_5BITS ((uint32_t)0x0UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_5BITS (MXC_V_UART_CTRL_CHAR_SIZE_5BITS << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_6BITS ((uint32_t)0x1UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_6BITS (MXC_V_UART_CTRL_CHAR_SIZE_6BITS << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_7BITS ((uint32_t)0x2UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_7BITS (MXC_V_UART_CTRL_CHAR_SIZE_7BITS << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_8BITS ((uint32_t)0x3UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_8BITS (MXC_V_UART_CTRL_CHAR_SIZE_8BITS << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_F_UART_CTRL_STOPBITS_POS 12 |
|
#define | MXC_F_UART_CTRL_STOPBITS ((uint32_t)(0x1UL << MXC_F_UART_CTRL_STOPBITS_POS)) |
|
#define | MXC_F_UART_CTRL_HFC_EN_POS 13 |
|
#define | MXC_F_UART_CTRL_HFC_EN ((uint32_t)(0x1UL << MXC_F_UART_CTRL_HFC_EN_POS)) |
|
#define | MXC_F_UART_CTRL_RTSDC_POS 14 |
|
#define | MXC_F_UART_CTRL_RTSDC ((uint32_t)(0x1UL << MXC_F_UART_CTRL_RTSDC_POS)) |
|
#define | MXC_F_UART_CTRL_BCLKEN_POS 15 |
|
#define | MXC_F_UART_CTRL_BCLKEN ((uint32_t)(0x1UL << MXC_F_UART_CTRL_BCLKEN_POS)) |
|
#define | MXC_F_UART_CTRL_BCLKSRC_POS 16 |
|
#define | MXC_F_UART_CTRL_BCLKSRC ((uint32_t)(0x3UL << MXC_F_UART_CTRL_BCLKSRC_POS)) |
|
#define | MXC_V_UART_CTRL_BCLKSRC_PERIPHERAL_CLOCK ((uint32_t)0x0UL) |
|
#define | MXC_S_UART_CTRL_BCLKSRC_PERIPHERAL_CLOCK (MXC_V_UART_CTRL_BCLKSRC_PERIPHERAL_CLOCK << MXC_F_UART_CTRL_BCLKSRC_POS) |
|
#define | MXC_V_UART_CTRL_BCLKSRC_EXTERNAL_CLOCK ((uint32_t)0x1UL) |
|
#define | MXC_S_UART_CTRL_BCLKSRC_EXTERNAL_CLOCK (MXC_V_UART_CTRL_BCLKSRC_EXTERNAL_CLOCK << MXC_F_UART_CTRL_BCLKSRC_POS) |
|
#define | MXC_V_UART_CTRL_BCLKSRC_CLK2 ((uint32_t)0x2UL) |
|
#define | MXC_S_UART_CTRL_BCLKSRC_CLK2 (MXC_V_UART_CTRL_BCLKSRC_CLK2 << MXC_F_UART_CTRL_BCLKSRC_POS) |
|
#define | MXC_V_UART_CTRL_BCLKSRC_CLK3 ((uint32_t)0x3UL) |
|
#define | MXC_S_UART_CTRL_BCLKSRC_CLK3 (MXC_V_UART_CTRL_BCLKSRC_CLK3 << MXC_F_UART_CTRL_BCLKSRC_POS) |
|
#define | MXC_F_UART_CTRL_DPFE_EN_POS 18 |
|
#define | MXC_F_UART_CTRL_DPFE_EN ((uint32_t)(0x1UL << MXC_F_UART_CTRL_DPFE_EN_POS)) |
|
#define | MXC_F_UART_CTRL_BCLKRDY_POS 19 |
|
#define | MXC_F_UART_CTRL_BCLKRDY ((uint32_t)(0x1UL << MXC_F_UART_CTRL_BCLKRDY_POS)) |
|
#define | MXC_F_UART_CTRL_UCAGM_POS 20 |
|
#define | MXC_F_UART_CTRL_UCAGM ((uint32_t)(0x1UL << MXC_F_UART_CTRL_UCAGM_POS)) |
|
#define | MXC_F_UART_CTRL_FDM_POS 21 |
|
#define | MXC_F_UART_CTRL_FDM ((uint32_t)(0x1UL << MXC_F_UART_CTRL_FDM_POS)) |
|
#define | MXC_F_UART_CTRL_DESM_POS 22 |
|
#define | MXC_F_UART_CTRL_DESM ((uint32_t)(0x1UL << MXC_F_UART_CTRL_DESM_POS)) |
|
#define | MXC_F_UART_STATUS_TX_BUSY_POS 0 |
|
#define | MXC_F_UART_STATUS_TX_BUSY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_BUSY_POS)) |
|
#define | MXC_F_UART_STATUS_RX_BUSY_POS 1 |
|
#define | MXC_F_UART_STATUS_RX_BUSY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_BUSY_POS)) |
|
#define | MXC_F_UART_STATUS_RX_EM_POS 4 |
|
#define | MXC_F_UART_STATUS_RX_EM ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_EM_POS)) |
|
#define | MXC_F_UART_STATUS_RX_FULL_POS 5 |
|
#define | MXC_F_UART_STATUS_RX_FULL ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_FULL_POS)) |
|
#define | MXC_F_UART_STATUS_TX_EM_POS 6 |
|
#define | MXC_F_UART_STATUS_TX_EM ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_EM_POS)) |
|
#define | MXC_F_UART_STATUS_TX_FULL_POS 7 |
|
#define | MXC_F_UART_STATUS_TX_FULL ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_FULL_POS)) |
|
#define | MXC_F_UART_STATUS_RX_LVL_POS 8 |
|
#define | MXC_F_UART_STATUS_RX_LVL ((uint32_t)(0xFUL << MXC_F_UART_STATUS_RX_LVL_POS)) |
|
#define | MXC_F_UART_STATUS_TX_LVL_POS 12 |
|
#define | MXC_F_UART_STATUS_TX_LVL ((uint32_t)(0xFUL << MXC_F_UART_STATUS_TX_LVL_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_FERR_POS 0 |
|
#define | MXC_F_UART_INT_EN_RX_FERR ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_FERR_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_PAR_POS 1 |
|
#define | MXC_F_UART_INT_EN_RX_PAR ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_PAR_POS)) |
|
#define | MXC_F_UART_INT_EN_CTS_EV_POS 2 |
|
#define | MXC_F_UART_INT_EN_CTS_EV ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_CTS_EV_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_OV_POS 3 |
|
#define | MXC_F_UART_INT_EN_RX_OV ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_OV_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_THD_POS 4 |
|
#define | MXC_F_UART_INT_EN_RX_THD ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_THD_POS)) |
|
#define | MXC_F_UART_INT_EN_TX_OB_POS 5 |
|
#define | MXC_F_UART_INT_EN_TX_OB ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_TX_OB_POS)) |
|
#define | MXC_F_UART_INT_EN_TX_HE_POS 6 |
|
#define | MXC_F_UART_INT_EN_TX_HE ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_TX_HE_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_FERR_POS 0 |
|
#define | MXC_F_UART_INT_FL_RX_FERR ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_FERR_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_PAR_POS 1 |
|
#define | MXC_F_UART_INT_FL_RX_PAR ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_PAR_POS)) |
|
#define | MXC_F_UART_INT_FL_CTS_EV_POS 2 |
|
#define | MXC_F_UART_INT_FL_CTS_EV ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_CTS_EV_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_OV_POS 3 |
|
#define | MXC_F_UART_INT_FL_RX_OV ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_OV_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_THD_POS 4 |
|
#define | MXC_F_UART_INT_FL_RX_THD ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_THD_POS)) |
|
#define | MXC_F_UART_INT_FL_TX_OB_POS 5 |
|
#define | MXC_F_UART_INT_FL_TX_OB ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_OB_POS)) |
|
#define | MXC_F_UART_INT_FL_TX_HE_POS 6 |
|
#define | MXC_F_UART_INT_FL_TX_HE ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_HE_POS)) |
|
#define | MXC_F_UART_CLKDIV_CLKDIV_POS 0 |
|
#define | MXC_F_UART_CLKDIV_CLKDIV ((uint32_t)(0xFFFFFUL << MXC_F_UART_CLKDIV_CLKDIV_POS)) |
|
#define | MXC_F_UART_OSR_OSR_POS 0 |
|
#define | MXC_F_UART_OSR_OSR ((uint32_t)(0x7UL << MXC_F_UART_OSR_OSR_POS)) |
|
#define | MXC_F_UART_TXPEEK_DATA_POS 0 |
|
#define | MXC_F_UART_TXPEEK_DATA ((uint32_t)(0xFFUL << MXC_F_UART_TXPEEK_DATA_POS)) |
|
#define | MXC_F_UART_PNR_CTS_POS 0 |
|
#define | MXC_F_UART_PNR_CTS ((uint32_t)(0x1UL << MXC_F_UART_PNR_CTS_POS)) |
|
#define | MXC_F_UART_PNR_RTS_POS 1 |
|
#define | MXC_F_UART_PNR_RTS ((uint32_t)(0x1UL << MXC_F_UART_PNR_RTS_POS)) |
|
#define | MXC_F_UART_FIFO_DATA_POS 0 |
|
#define | MXC_F_UART_FIFO_DATA ((uint32_t)(0xFFUL << MXC_F_UART_FIFO_DATA_POS)) |
|
#define | MXC_F_UART_FIFO_RX_PAR_POS 8 |
|
#define | MXC_F_UART_FIFO_RX_PAR ((uint32_t)(0x1UL << MXC_F_UART_FIFO_RX_PAR_POS)) |
|
#define | MXC_F_UART_DMA_TX_THD_VAL_POS 0 |
|
#define | MXC_F_UART_DMA_TX_THD_VAL ((uint32_t)(0xFUL << MXC_F_UART_DMA_TX_THD_VAL_POS)) |
|
#define | MXC_F_UART_DMA_TX_EN_POS 4 |
|
#define | MXC_F_UART_DMA_TX_EN ((uint32_t)(0x1UL << MXC_F_UART_DMA_TX_EN_POS)) |
|
#define | MXC_F_UART_DMA_RX_THD_VAL_POS 5 |
|
#define | MXC_F_UART_DMA_RX_THD_VAL ((uint32_t)(0xFUL << MXC_F_UART_DMA_RX_THD_VAL_POS)) |
|
#define | MXC_F_UART_DMA_RX_EN_POS 9 |
|
#define | MXC_F_UART_DMA_RX_EN ((uint32_t)(0x1UL << MXC_F_UART_DMA_RX_EN_POS)) |
|
#define | MXC_F_UART_WKEN_RX_NE_POS 0 |
|
#define | MXC_F_UART_WKEN_RX_NE ((uint32_t)(0x1UL << MXC_F_UART_WKEN_RX_NE_POS)) |
|
#define | MXC_F_UART_WKEN_RX_FULL_POS 1 |
|
#define | MXC_F_UART_WKEN_RX_FULL ((uint32_t)(0x1UL << MXC_F_UART_WKEN_RX_FULL_POS)) |
|
#define | MXC_F_UART_WKEN_RX_THD_POS 2 |
|
#define | MXC_F_UART_WKEN_RX_THD ((uint32_t)(0x1UL << MXC_F_UART_WKEN_RX_THD_POS)) |
|
#define | MXC_F_UART_WKFL_RX_NE_POS 0 |
|
#define | MXC_F_UART_WKFL_RX_NE ((uint32_t)(0x1UL << MXC_F_UART_WKFL_RX_NE_POS)) |
|
#define | MXC_F_UART_WKFL_RX_FULL_POS 1 |
|
#define | MXC_F_UART_WKFL_RX_FULL ((uint32_t)(0x1UL << MXC_F_UART_WKFL_RX_FULL_POS)) |
|
#define | MXC_F_UART_WKFL_RX_THD_POS 2 |
|
#define | MXC_F_UART_WKFL_RX_THD ((uint32_t)(0x1UL << MXC_F_UART_WKFL_RX_THD_POS)) |
|