![]() |
MAX32680 Peripheral Driver API
Peripheral Driver API for the MAX32680
|
DMA Channel Control Register.
#define MXC_F_DMA_CTRL_BURST_SIZE ((uint32_t)(0x1FUL << MXC_F_DMA_CTRL_BURST_SIZE_POS)) |
CTRL_BURST_SIZE Mask
#define MXC_F_DMA_CTRL_BURST_SIZE_POS 24 |
CTRL_BURST_SIZE Position
#define MXC_F_DMA_CTRL_CTZ_IE ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_CTZ_IE_POS)) |
CTRL_CTZ_IE Mask
#define MXC_F_DMA_CTRL_CTZ_IE_POS 31 |
CTRL_CTZ_IE Position
#define MXC_F_DMA_CTRL_DIS_IE ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_DIS_IE_POS)) |
CTRL_DIS_IE Mask
#define MXC_F_DMA_CTRL_DIS_IE_POS 30 |
CTRL_DIS_IE Position
#define MXC_F_DMA_CTRL_DSTINC ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_DSTINC_POS)) |
CTRL_DSTINC Mask
#define MXC_F_DMA_CTRL_DSTINC_POS 22 |
CTRL_DSTINC Position
#define MXC_F_DMA_CTRL_DSTWD ((uint32_t)(0x3UL << MXC_F_DMA_CTRL_DSTWD_POS)) |
CTRL_DSTWD Mask
#define MXC_F_DMA_CTRL_DSTWD_POS 20 |
CTRL_DSTWD Position
#define MXC_F_DMA_CTRL_EN ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_EN_POS)) |
CTRL_EN Mask
#define MXC_F_DMA_CTRL_EN_POS 0 |
CTRL_EN Position
#define MXC_F_DMA_CTRL_PRI ((uint32_t)(0x3UL << MXC_F_DMA_CTRL_PRI_POS)) |
CTRL_PRI Mask
#define MXC_F_DMA_CTRL_PRI_POS 2 |
CTRL_PRI Position
#define MXC_F_DMA_CTRL_REQUEST ((uint32_t)(0x3FUL << MXC_F_DMA_CTRL_REQUEST_POS)) |
CTRL_REQUEST Mask
#define MXC_F_DMA_CTRL_REQUEST_POS 4 |
CTRL_REQUEST Position
#define MXC_F_DMA_CTRL_RLDEN ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_RLDEN_POS)) |
CTRL_RLDEN Mask
#define MXC_F_DMA_CTRL_RLDEN_POS 1 |
CTRL_RLDEN Position
#define MXC_F_DMA_CTRL_SRCINC ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_SRCINC_POS)) |
CTRL_SRCINC Mask
#define MXC_F_DMA_CTRL_SRCINC_POS 18 |
CTRL_SRCINC Position
#define MXC_F_DMA_CTRL_SRCWD ((uint32_t)(0x3UL << MXC_F_DMA_CTRL_SRCWD_POS)) |
CTRL_SRCWD Mask
#define MXC_F_DMA_CTRL_SRCWD_POS 16 |
CTRL_SRCWD Position
#define MXC_F_DMA_CTRL_TO_CLKDIV ((uint32_t)(0x3UL << MXC_F_DMA_CTRL_TO_CLKDIV_POS)) |
CTRL_TO_CLKDIV Mask
#define MXC_F_DMA_CTRL_TO_CLKDIV_POS 14 |
CTRL_TO_CLKDIV Position
#define MXC_F_DMA_CTRL_TO_PER ((uint32_t)(0x7UL << MXC_F_DMA_CTRL_TO_PER_POS)) |
CTRL_TO_PER Mask
#define MXC_F_DMA_CTRL_TO_PER_POS 11 |
CTRL_TO_PER Position
#define MXC_F_DMA_CTRL_TO_WAIT ((uint32_t)(0x1UL << MXC_F_DMA_CTRL_TO_WAIT_POS)) |
CTRL_TO_WAIT Mask
#define MXC_F_DMA_CTRL_TO_WAIT_POS 10 |
CTRL_TO_WAIT Position
#define MXC_S_DMA_CTRL_DSTWD_BYTE (MXC_V_DMA_CTRL_DSTWD_BYTE << MXC_F_DMA_CTRL_DSTWD_POS) |
CTRL_DSTWD_BYTE Setting
#define MXC_S_DMA_CTRL_DSTWD_HALFWORD (MXC_V_DMA_CTRL_DSTWD_HALFWORD << MXC_F_DMA_CTRL_DSTWD_POS) |
CTRL_DSTWD_HALFWORD Setting
#define MXC_S_DMA_CTRL_DSTWD_WORD (MXC_V_DMA_CTRL_DSTWD_WORD << MXC_F_DMA_CTRL_DSTWD_POS) |
CTRL_DSTWD_WORD Setting
#define MXC_S_DMA_CTRL_PRI_HIGH (MXC_V_DMA_CTRL_PRI_HIGH << MXC_F_DMA_CTRL_PRI_POS) |
CTRL_PRI_HIGH Setting
#define MXC_S_DMA_CTRL_PRI_LOW (MXC_V_DMA_CTRL_PRI_LOW << MXC_F_DMA_CTRL_PRI_POS) |
CTRL_PRI_LOW Setting
#define MXC_S_DMA_CTRL_PRI_MEDHIGH (MXC_V_DMA_CTRL_PRI_MEDHIGH << MXC_F_DMA_CTRL_PRI_POS) |
CTRL_PRI_MEDHIGH Setting
#define MXC_S_DMA_CTRL_PRI_MEDLOW (MXC_V_DMA_CTRL_PRI_MEDLOW << MXC_F_DMA_CTRL_PRI_POS) |
CTRL_PRI_MEDLOW Setting
#define MXC_S_DMA_CTRL_REQUEST_ADC (MXC_V_DMA_CTRL_REQUEST_ADC << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_ADC Setting
#define MXC_S_DMA_CTRL_REQUEST_AESRX (MXC_V_DMA_CTRL_REQUEST_AESRX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_AESRX Setting
#define MXC_S_DMA_CTRL_REQUEST_AESTX (MXC_V_DMA_CTRL_REQUEST_AESTX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_AESTX Setting
#define MXC_S_DMA_CTRL_REQUEST_CRCTX (MXC_V_DMA_CTRL_REQUEST_CRCTX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_CRCTX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C0RX (MXC_V_DMA_CTRL_REQUEST_I2C0RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C0RX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C0TX (MXC_V_DMA_CTRL_REQUEST_I2C0TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C0TX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C1RX (MXC_V_DMA_CTRL_REQUEST_I2C1RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C1RX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C1TX (MXC_V_DMA_CTRL_REQUEST_I2C1TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C1TX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C2RX (MXC_V_DMA_CTRL_REQUEST_I2C2RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C2RX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2C2TX (MXC_V_DMA_CTRL_REQUEST_I2C2TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2C2TX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2SRX (MXC_V_DMA_CTRL_REQUEST_I2SRX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2SRX Setting
#define MXC_S_DMA_CTRL_REQUEST_I2STX (MXC_V_DMA_CTRL_REQUEST_I2STX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_I2STX Setting
#define MXC_S_DMA_CTRL_REQUEST_MEMTOMEM (MXC_V_DMA_CTRL_REQUEST_MEMTOMEM << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_MEMTOMEM Setting
#define MXC_S_DMA_CTRL_REQUEST_SPI0RX (MXC_V_DMA_CTRL_REQUEST_SPI0RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_SPI0RX Setting
#define MXC_S_DMA_CTRL_REQUEST_SPI0TX (MXC_V_DMA_CTRL_REQUEST_SPI0TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_SPI0TX Setting
#define MXC_S_DMA_CTRL_REQUEST_SPI1RX (MXC_V_DMA_CTRL_REQUEST_SPI1RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_SPI1RX Setting
#define MXC_S_DMA_CTRL_REQUEST_SPI1TX (MXC_V_DMA_CTRL_REQUEST_SPI1TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_SPI1TX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART0RX (MXC_V_DMA_CTRL_REQUEST_UART0RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART0RX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART0TX (MXC_V_DMA_CTRL_REQUEST_UART0TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART0TX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART1RX (MXC_V_DMA_CTRL_REQUEST_UART1RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART1RX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART1TX (MXC_V_DMA_CTRL_REQUEST_UART1TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART1TX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART2RX (MXC_V_DMA_CTRL_REQUEST_UART2RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART2RX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART2TX (MXC_V_DMA_CTRL_REQUEST_UART2TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART2TX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART3RX (MXC_V_DMA_CTRL_REQUEST_UART3RX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART3RX Setting
#define MXC_S_DMA_CTRL_REQUEST_UART3TX (MXC_V_DMA_CTRL_REQUEST_UART3TX << MXC_F_DMA_CTRL_REQUEST_POS) |
CTRL_REQUEST_UART3TX Setting
#define MXC_S_DMA_CTRL_SRCWD_BYTE (MXC_V_DMA_CTRL_SRCWD_BYTE << MXC_F_DMA_CTRL_SRCWD_POS) |
CTRL_SRCWD_BYTE Setting
#define MXC_S_DMA_CTRL_SRCWD_HALFWORD (MXC_V_DMA_CTRL_SRCWD_HALFWORD << MXC_F_DMA_CTRL_SRCWD_POS) |
CTRL_SRCWD_HALFWORD Setting
#define MXC_S_DMA_CTRL_SRCWD_WORD (MXC_V_DMA_CTRL_SRCWD_WORD << MXC_F_DMA_CTRL_SRCWD_POS) |
CTRL_SRCWD_WORD Setting
#define MXC_S_DMA_CTRL_TO_CLKDIV_DIS (MXC_V_DMA_CTRL_TO_CLKDIV_DIS << MXC_F_DMA_CTRL_TO_CLKDIV_POS) |
CTRL_TO_CLKDIV_DIS Setting
#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV16M (MXC_V_DMA_CTRL_TO_CLKDIV_DIV16M << MXC_F_DMA_CTRL_TO_CLKDIV_POS) |
CTRL_TO_CLKDIV_DIV16M Setting
#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV256 (MXC_V_DMA_CTRL_TO_CLKDIV_DIV256 << MXC_F_DMA_CTRL_TO_CLKDIV_POS) |
CTRL_TO_CLKDIV_DIV256 Setting
#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV64K (MXC_V_DMA_CTRL_TO_CLKDIV_DIV64K << MXC_F_DMA_CTRL_TO_CLKDIV_POS) |
CTRL_TO_CLKDIV_DIV64K Setting
#define MXC_S_DMA_CTRL_TO_PER_TO128 (MXC_V_DMA_CTRL_TO_PER_TO128 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO128 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO16 (MXC_V_DMA_CTRL_TO_PER_TO16 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO16 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO256 (MXC_V_DMA_CTRL_TO_PER_TO256 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO256 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO32 (MXC_V_DMA_CTRL_TO_PER_TO32 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO32 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO4 (MXC_V_DMA_CTRL_TO_PER_TO4 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO4 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO512 (MXC_V_DMA_CTRL_TO_PER_TO512 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO512 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO64 (MXC_V_DMA_CTRL_TO_PER_TO64 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO64 Setting
#define MXC_S_DMA_CTRL_TO_PER_TO8 (MXC_V_DMA_CTRL_TO_PER_TO8 << MXC_F_DMA_CTRL_TO_PER_POS) |
CTRL_TO_PER_TO8 Setting
#define MXC_V_DMA_CTRL_DSTWD_BYTE ((uint32_t)0x0UL) |
CTRL_DSTWD_BYTE Value
#define MXC_V_DMA_CTRL_DSTWD_HALFWORD ((uint32_t)0x1UL) |
CTRL_DSTWD_HALFWORD Value
#define MXC_V_DMA_CTRL_DSTWD_WORD ((uint32_t)0x2UL) |
CTRL_DSTWD_WORD Value
#define MXC_V_DMA_CTRL_PRI_HIGH ((uint32_t)0x0UL) |
CTRL_PRI_HIGH Value
#define MXC_V_DMA_CTRL_PRI_LOW ((uint32_t)0x3UL) |
CTRL_PRI_LOW Value
#define MXC_V_DMA_CTRL_PRI_MEDHIGH ((uint32_t)0x1UL) |
CTRL_PRI_MEDHIGH Value
#define MXC_V_DMA_CTRL_PRI_MEDLOW ((uint32_t)0x2UL) |
CTRL_PRI_MEDLOW Value
#define MXC_V_DMA_CTRL_REQUEST_ADC ((uint32_t)0x9UL) |
CTRL_REQUEST_ADC Value
#define MXC_V_DMA_CTRL_REQUEST_AESRX ((uint32_t)0x10UL) |
CTRL_REQUEST_AESRX Value
#define MXC_V_DMA_CTRL_REQUEST_AESTX ((uint32_t)0x30UL) |
CTRL_REQUEST_AESTX Value
#define MXC_V_DMA_CTRL_REQUEST_CRCTX ((uint32_t)0x2CUL) |
CTRL_REQUEST_CRCTX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C0RX ((uint32_t)0x7UL) |
CTRL_REQUEST_I2C0RX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C0TX ((uint32_t)0x27UL) |
CTRL_REQUEST_I2C0TX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C1RX ((uint32_t)0x8UL) |
CTRL_REQUEST_I2C1RX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C1TX ((uint32_t)0x28UL) |
CTRL_REQUEST_I2C1TX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C2RX ((uint32_t)0xAUL) |
CTRL_REQUEST_I2C2RX Value
#define MXC_V_DMA_CTRL_REQUEST_I2C2TX ((uint32_t)0x2AUL) |
CTRL_REQUEST_I2C2TX Value
#define MXC_V_DMA_CTRL_REQUEST_I2SRX ((uint32_t)0x1EUL) |
CTRL_REQUEST_I2SRX Value
#define MXC_V_DMA_CTRL_REQUEST_I2STX ((uint32_t)0x3EUL) |
CTRL_REQUEST_I2STX Value
#define MXC_V_DMA_CTRL_REQUEST_MEMTOMEM ((uint32_t)0x0UL) |
CTRL_REQUEST_MEMTOMEM Value
#define MXC_V_DMA_CTRL_REQUEST_SPI0RX ((uint32_t)0xFUL) |
CTRL_REQUEST_SPI0RX Value
#define MXC_V_DMA_CTRL_REQUEST_SPI0TX ((uint32_t)0x2FUL) |
CTRL_REQUEST_SPI0TX Value
#define MXC_V_DMA_CTRL_REQUEST_SPI1RX ((uint32_t)0x1UL) |
CTRL_REQUEST_SPI1RX Value
#define MXC_V_DMA_CTRL_REQUEST_SPI1TX ((uint32_t)0x21UL) |
CTRL_REQUEST_SPI1TX Value
#define MXC_V_DMA_CTRL_REQUEST_UART0RX ((uint32_t)0x4UL) |
CTRL_REQUEST_UART0RX Value
#define MXC_V_DMA_CTRL_REQUEST_UART0TX ((uint32_t)0x24UL) |
CTRL_REQUEST_UART0TX Value
#define MXC_V_DMA_CTRL_REQUEST_UART1RX ((uint32_t)0x5UL) |
CTRL_REQUEST_UART1RX Value
#define MXC_V_DMA_CTRL_REQUEST_UART1TX ((uint32_t)0x25UL) |
CTRL_REQUEST_UART1TX Value
#define MXC_V_DMA_CTRL_REQUEST_UART2RX ((uint32_t)0xEUL) |
CTRL_REQUEST_UART2RX Value
#define MXC_V_DMA_CTRL_REQUEST_UART2TX ((uint32_t)0x2EUL) |
CTRL_REQUEST_UART2TX Value
#define MXC_V_DMA_CTRL_REQUEST_UART3RX ((uint32_t)0x1CUL) |
CTRL_REQUEST_UART3RX Value
#define MXC_V_DMA_CTRL_REQUEST_UART3TX ((uint32_t)0x3CUL) |
CTRL_REQUEST_UART3TX Value
#define MXC_V_DMA_CTRL_SRCWD_BYTE ((uint32_t)0x0UL) |
CTRL_SRCWD_BYTE Value
#define MXC_V_DMA_CTRL_SRCWD_HALFWORD ((uint32_t)0x1UL) |
CTRL_SRCWD_HALFWORD Value
#define MXC_V_DMA_CTRL_SRCWD_WORD ((uint32_t)0x2UL) |
CTRL_SRCWD_WORD Value
#define MXC_V_DMA_CTRL_TO_CLKDIV_DIS ((uint32_t)0x0UL) |
CTRL_TO_CLKDIV_DIS Value
#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV16M ((uint32_t)0x3UL) |
CTRL_TO_CLKDIV_DIV16M Value
#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV256 ((uint32_t)0x1UL) |
CTRL_TO_CLKDIV_DIV256 Value
#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV64K ((uint32_t)0x2UL) |
CTRL_TO_CLKDIV_DIV64K Value
#define MXC_V_DMA_CTRL_TO_PER_TO128 ((uint32_t)0x5UL) |
CTRL_TO_PER_TO128 Value
#define MXC_V_DMA_CTRL_TO_PER_TO16 ((uint32_t)0x2UL) |
CTRL_TO_PER_TO16 Value
#define MXC_V_DMA_CTRL_TO_PER_TO256 ((uint32_t)0x6UL) |
CTRL_TO_PER_TO256 Value
#define MXC_V_DMA_CTRL_TO_PER_TO32 ((uint32_t)0x3UL) |
CTRL_TO_PER_TO32 Value
#define MXC_V_DMA_CTRL_TO_PER_TO4 ((uint32_t)0x0UL) |
CTRL_TO_PER_TO4 Value
#define MXC_V_DMA_CTRL_TO_PER_TO512 ((uint32_t)0x7UL) |
CTRL_TO_PER_TO512 Value
#define MXC_V_DMA_CTRL_TO_PER_TO64 ((uint32_t)0x4UL) |
CTRL_TO_PER_TO64 Value
#define MXC_V_DMA_CTRL_TO_PER_TO8 ((uint32_t)0x1UL) |
CTRL_TO_PER_TO8 Value