flc_regs.h

Go to the documentation of this file.

 
/******************************************************************************
 *
 * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by 
 * Analog Devices, Inc.),
 * Copyright (C) 2023-2024 Analog Devices, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 ******************************************************************************/
 
#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_FLC_REGS_H_
#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_FLC_REGS_H_
 
/* **** Includes **** */
#include <stdint.h>
 
#ifdef __cplusplus
extern "C" {
#endif
 
#if defined (__ICCARM__)
  #pragma system_include
#endif
 
#if defined (__CC_ARM)
  #pragma anon_unions
#endif
/*
    If types are not defined elsewhere (CMSIS) define them here
*/
#ifndef __IO
#define __IO volatile
#endif
#ifndef __I
#define __I  volatile const
#endif
#ifndef __O
#define __O  volatile
#endif
#ifndef __R
#define __R  volatile const
#endif
 
/* **** Definitions **** */
 
typedef struct {
    __IO uint32_t addr;                 
    __IO uint32_t clkdiv;               
    __IO uint32_t ctrl;                 
    __R  uint32_t rsv_0xc_0x23[6];
    __IO uint32_t intr;                 
    __R  uint32_t rsv_0x28_0x2f[2];
    __IO uint32_t data[4];              
    __O  uint32_t actrl;                
    __R  uint32_t rsv_0x44_0x7f[15];
    __IO uint32_t welr0;                
    __IO uint32_t rlr0;                 
    __IO uint32_t welr1;                
    __IO uint32_t rlr1;                 
    __IO uint32_t welr2;                
    __IO uint32_t rlr2;                 
    __IO uint32_t welr3;                
    __IO uint32_t rlr3;                 
    __IO uint32_t welr4;                
    __IO uint32_t rlr4;                 
    __IO uint32_t welr5;                
    __IO uint32_t rlr5;                 
} mxc_flc_regs_t;
 
/* Register offsets for module FLC */
#define MXC_R_FLC_ADDR                     ((uint32_t)0x00000000UL) 
#define MXC_R_FLC_CLKDIV                   ((uint32_t)0x00000004UL) 
#define MXC_R_FLC_CTRL                     ((uint32_t)0x00000008UL) 
#define MXC_R_FLC_INTR                     ((uint32_t)0x00000024UL) 
#define MXC_R_FLC_DATA                     ((uint32_t)0x00000030UL) 
#define MXC_R_FLC_ACTRL                    ((uint32_t)0x00000040UL) 
#define MXC_R_FLC_WELR0                    ((uint32_t)0x00000080UL) 
#define MXC_R_FLC_RLR0                     ((uint32_t)0x00000084UL) 
#define MXC_R_FLC_WELR1                    ((uint32_t)0x00000088UL) 
#define MXC_R_FLC_RLR1                     ((uint32_t)0x0000008CUL) 
#define MXC_R_FLC_WELR2                    ((uint32_t)0x00000090UL) 
#define MXC_R_FLC_RLR2                     ((uint32_t)0x00000094UL) 
#define MXC_R_FLC_WELR3                    ((uint32_t)0x00000098UL) 
#define MXC_R_FLC_RLR3                     ((uint32_t)0x0000009CUL) 
#define MXC_R_FLC_WELR4                    ((uint32_t)0x000000A0UL) 
#define MXC_R_FLC_RLR4                     ((uint32_t)0x000000A4UL) 
#define MXC_R_FLC_WELR5                    ((uint32_t)0x000000A8UL) 
#define MXC_R_FLC_RLR5                     ((uint32_t)0x000000ACUL) 
#define MXC_F_FLC_ADDR_ADDR_POS                        0 
#define MXC_F_FLC_ADDR_ADDR                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_ADDR_ADDR_POS)) 
#define MXC_F_FLC_CLKDIV_CLKDIV_POS                    0 
#define MXC_F_FLC_CLKDIV_CLKDIV                        ((uint32_t)(0xFFUL << MXC_F_FLC_CLKDIV_CLKDIV_POS)) 
#define MXC_F_FLC_CTRL_WR_POS                          0 
#define MXC_F_FLC_CTRL_WR                              ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_WR_POS)) 
#define MXC_F_FLC_CTRL_ME_POS                          1 
#define MXC_F_FLC_CTRL_ME                              ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_ME_POS)) 
#define MXC_F_FLC_CTRL_PGE_POS                         2 
#define MXC_F_FLC_CTRL_PGE                             ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_PGE_POS)) 
#define MXC_F_FLC_CTRL_WDTH_POS                        4 
#define MXC_F_FLC_CTRL_WDTH                            ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_WDTH_POS)) 
#define MXC_F_FLC_CTRL_ERASE_CODE_POS                  8 
#define MXC_F_FLC_CTRL_ERASE_CODE                      ((uint32_t)(0xFFUL << MXC_F_FLC_CTRL_ERASE_CODE_POS)) 
#define MXC_V_FLC_CTRL_ERASE_CODE_NOP                  ((uint32_t)0x0UL) 
#define MXC_S_FLC_CTRL_ERASE_CODE_NOP                  (MXC_V_FLC_CTRL_ERASE_CODE_NOP << MXC_F_FLC_CTRL_ERASE_CODE_POS) 
#define MXC_V_FLC_CTRL_ERASE_CODE_ERASEPAGE            ((uint32_t)0x55UL) 
#define MXC_S_FLC_CTRL_ERASE_CODE_ERASEPAGE            (MXC_V_FLC_CTRL_ERASE_CODE_ERASEPAGE << MXC_F_FLC_CTRL_ERASE_CODE_POS) 
#define MXC_V_FLC_CTRL_ERASE_CODE_ERASEALL             ((uint32_t)0xAAUL) 
#define MXC_S_FLC_CTRL_ERASE_CODE_ERASEALL             (MXC_V_FLC_CTRL_ERASE_CODE_ERASEALL << MXC_F_FLC_CTRL_ERASE_CODE_POS) 
#define MXC_F_FLC_CTRL_PEND_POS                        24 
#define MXC_F_FLC_CTRL_PEND                            ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_PEND_POS)) 
#define MXC_F_FLC_CTRL_LVE_POS                         25 
#define MXC_F_FLC_CTRL_LVE                             ((uint32_t)(0x1UL << MXC_F_FLC_CTRL_LVE_POS)) 
#define MXC_F_FLC_CTRL_UNLOCK_POS                      28 
#define MXC_F_FLC_CTRL_UNLOCK                          ((uint32_t)(0xFUL << MXC_F_FLC_CTRL_UNLOCK_POS)) 
#define MXC_V_FLC_CTRL_UNLOCK_UNLOCKED                 ((uint32_t)0x2UL) 
#define MXC_S_FLC_CTRL_UNLOCK_UNLOCKED                 (MXC_V_FLC_CTRL_UNLOCK_UNLOCKED << MXC_F_FLC_CTRL_UNLOCK_POS) 
#define MXC_V_FLC_CTRL_UNLOCK_LOCKED                   ((uint32_t)0x3UL) 
#define MXC_S_FLC_CTRL_UNLOCK_LOCKED                   (MXC_V_FLC_CTRL_UNLOCK_LOCKED << MXC_F_FLC_CTRL_UNLOCK_POS) 
#define MXC_F_FLC_INTR_DONE_POS                        0 
#define MXC_F_FLC_INTR_DONE                            ((uint32_t)(0x1UL << MXC_F_FLC_INTR_DONE_POS)) 
#define MXC_F_FLC_INTR_AF_POS                          1 
#define MXC_F_FLC_INTR_AF                              ((uint32_t)(0x1UL << MXC_F_FLC_INTR_AF_POS)) 
#define MXC_F_FLC_INTR_PROG_PROT_ERR_POS               2 
#define MXC_F_FLC_INTR_PROG_PROT_ERR                   ((uint32_t)(0x1UL << MXC_F_FLC_INTR_PROG_PROT_ERR_POS)) 
#define MXC_F_FLC_INTR_MASS_ER_PROT_ERR_POS            3 
#define MXC_F_FLC_INTR_MASS_ER_PROT_ERR                ((uint32_t)(0x1UL << MXC_F_FLC_INTR_MASS_ER_PROT_ERR_POS)) 
#define MXC_F_FLC_INTR_PAGE_ER_PROT_ERR_POS            4 
#define MXC_F_FLC_INTR_PAGE_ER_PROT_ERR                ((uint32_t)(0x1UL << MXC_F_FLC_INTR_PAGE_ER_PROT_ERR_POS)) 
#define MXC_F_FLC_INTR_PROT_AREA_PROT_ERR_POS          5 
#define MXC_F_FLC_INTR_PROT_AREA_PROT_ERR              ((uint32_t)(0x1UL << MXC_F_FLC_INTR_PROT_AREA_PROT_ERR_POS)) 
#define MXC_F_FLC_INTR_DONEIE_POS                      8 
#define MXC_F_FLC_INTR_DONEIE                          ((uint32_t)(0x1UL << MXC_F_FLC_INTR_DONEIE_POS)) 
#define MXC_F_FLC_INTR_AFIE_POS                        9 
#define MXC_F_FLC_INTR_AFIE                            ((uint32_t)(0x1UL << MXC_F_FLC_INTR_AFIE_POS)) 
#define MXC_F_FLC_INTR_PROTIE_POS                      10 
#define MXC_F_FLC_INTR_PROTIE                          ((uint32_t)(0x1UL << MXC_F_FLC_INTR_PROTIE_POS)) 
#define MXC_F_FLC_DATA_DATA_POS                        0 
#define MXC_F_FLC_DATA_DATA                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_DATA_DATA_POS)) 
#define MXC_F_FLC_ACTRL_ACTRL_POS                      0 
#define MXC_F_FLC_ACTRL_ACTRL                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_ACTRL_ACTRL_POS)) 
#define MXC_F_FLC_WELR0_WELR0_POS                      0 
#define MXC_F_FLC_WELR0_WELR0                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR0_WELR0_POS)) 
#define MXC_F_FLC_RLR0_RLR0_POS                        0 
#define MXC_F_FLC_RLR0_RLR0                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR0_RLR0_POS)) 
#define MXC_F_FLC_WELR1_WELR1_POS                      0 
#define MXC_F_FLC_WELR1_WELR1                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR1_WELR1_POS)) 
#define MXC_F_FLC_RLR1_RLR1_POS                        0 
#define MXC_F_FLC_RLR1_RLR1                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR1_RLR1_POS)) 
#define MXC_F_FLC_WELR2_WELR2_POS                      0 
#define MXC_F_FLC_WELR2_WELR2                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR2_WELR2_POS)) 
#define MXC_F_FLC_RLR2_RLR2_POS                        0 
#define MXC_F_FLC_RLR2_RLR2                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR2_RLR2_POS)) 
#define MXC_F_FLC_WELR3_WELR3_POS                      0 
#define MXC_F_FLC_WELR3_WELR3                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR3_WELR3_POS)) 
#define MXC_F_FLC_RLR3_RLR3_POS                        0 
#define MXC_F_FLC_RLR3_RLR3                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR3_RLR3_POS)) 
#define MXC_F_FLC_WELR4_WELR4_POS                      0 
#define MXC_F_FLC_WELR4_WELR4                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR4_WELR4_POS)) 
#define MXC_F_FLC_RLR4_RLR4_POS                        0 
#define MXC_F_FLC_RLR4_RLR4                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR4_RLR4_POS)) 
#define MXC_F_FLC_WELR5_WELR5_POS                      0 
#define MXC_F_FLC_WELR5_WELR5                          ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_WELR5_WELR5_POS)) 
#define MXC_F_FLC_RLR5_RLR5_POS                        0 
#define MXC_F_FLC_RLR5_RLR5                            ((uint32_t)(0xFFFFFFFFUL << MXC_F_FLC_RLR5_RLR5_POS)) 
#ifdef __cplusplus
}
#endif
 
#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_FLC_REGS_H_