![]() |
MAX32690 Peripheral Driver API
Peripheral Driver API for the MAX32690
|
Macros | |
#define | MXC_R_CAN_MODE ((uint32_t)0x00000000UL) |
#define | MXC_R_CAN_CMD ((uint32_t)0x00000001UL) |
#define | MXC_R_CAN_STAT ((uint32_t)0x00000002UL) |
#define | MXC_R_CAN_INTFL ((uint32_t)0x00000003UL) |
#define | MXC_R_CAN_INTEN ((uint32_t)0x00000004UL) |
#define | MXC_R_CAN_RMC ((uint32_t)0x00000005UL) |
#define | MXC_R_CAN_BUSTIM0 ((uint32_t)0x00000006UL) |
#define | MXC_R_CAN_BUSTIM1 ((uint32_t)0x00000007UL) |
#define | MXC_R_CAN_TXFIFO32 ((uint32_t)0x00000008UL) |
#define | MXC_R_CAN_TXFIFO16 ((uint32_t)0x00000008UL) |
#define | MXC_R_CAN_TXFIFO8 ((uint32_t)0x00000008UL) |
#define | MXC_R_CAN_RXFIFO32 ((uint32_t)0x0000000CUL) |
#define | MXC_R_CAN_RXFIFO16 ((uint32_t)0x0000000CUL) |
#define | MXC_R_CAN_RXFIFO8 ((uint32_t)0x0000000CUL) |
#define | MXC_R_CAN_ACR32 ((uint32_t)0x00000010UL) |
#define | MXC_R_CAN_ACR16 ((uint32_t)0x00000010UL) |
#define | MXC_R_CAN_ACR8 ((uint32_t)0x00000010UL) |
#define | MXC_R_CAN_AMR32 ((uint32_t)0x00000014UL) |
#define | MXC_R_CAN_AMR16 ((uint32_t)0x00000014UL) |
#define | MXC_R_CAN_AMR8 ((uint32_t)0x00000014UL) |
#define | MXC_R_CAN_ECC ((uint32_t)0x00000018UL) |
#define | MXC_R_CAN_RXERR ((uint32_t)0x00000019UL) |
#define | MXC_R_CAN_TXERR ((uint32_t)0x0000001AUL) |
#define | MXC_R_CAN_ALC ((uint32_t)0x0000001BUL) |
#define | MXC_R_CAN_NBT ((uint32_t)0x0000001CUL) |
#define | MXC_R_CAN_DBT_SSPP ((uint32_t)0x00000020UL) |
#define | MXC_R_CAN_FDCTRL ((uint32_t)0x00000024UL) |
#define | MXC_R_CAN_FDSTAT ((uint32_t)0x00000025UL) |
#define | MXC_R_CAN_DPERR ((uint32_t)0x00000026UL) |
#define | MXC_R_CAN_APERR ((uint32_t)0x00000027UL) |
#define | MXC_R_CAN_TEST ((uint32_t)0x00000028UL) |
#define | MXC_R_CAN_WUPCLKDIV ((uint32_t)0x00000029UL) |
#define | MXC_R_CAN_WUPFT ((uint32_t)0x0000002AUL) |
#define | MXC_R_CAN_WUPET ((uint32_t)0x0000002CUL) |
#define | MXC_R_CAN_RXDCNT ((uint32_t)0x00000030UL) |
#define | MXC_R_CAN_TXSCNT ((uint32_t)0x00000032UL) |
#define | MXC_R_CAN_TXDECMP ((uint32_t)0x00000033UL) |
#define | MXC_R_CAN_EINTFL ((uint32_t)0x00000034UL) |
#define | MXC_R_CAN_EINTEN ((uint32_t)0x00000035UL) |
#define | MXC_R_CAN_RXTO ((uint32_t)0x00000036UL) |
CAN Peripheral Register Offsets from the CAN Base Peripheral Address.
#define MXC_R_CAN_ACR16 ((uint32_t)0x00000010UL) |
Offset from CAN Base Address: 0x0010
#define MXC_R_CAN_ACR32 ((uint32_t)0x00000010UL) |
Offset from CAN Base Address: 0x0010
#define MXC_R_CAN_ACR8 ((uint32_t)0x00000010UL) |
Offset from CAN Base Address: 0x0010
#define MXC_R_CAN_ALC ((uint32_t)0x0000001BUL) |
Offset from CAN Base Address: 0x001B
#define MXC_R_CAN_AMR16 ((uint32_t)0x00000014UL) |
Offset from CAN Base Address: 0x0014
#define MXC_R_CAN_AMR32 ((uint32_t)0x00000014UL) |
Offset from CAN Base Address: 0x0014
#define MXC_R_CAN_AMR8 ((uint32_t)0x00000014UL) |
Offset from CAN Base Address: 0x0014
#define MXC_R_CAN_APERR ((uint32_t)0x00000027UL) |
Offset from CAN Base Address: 0x0027
#define MXC_R_CAN_BUSTIM0 ((uint32_t)0x00000006UL) |
Offset from CAN Base Address: 0x0006
#define MXC_R_CAN_BUSTIM1 ((uint32_t)0x00000007UL) |
Offset from CAN Base Address: 0x0007
#define MXC_R_CAN_CMD ((uint32_t)0x00000001UL) |
Offset from CAN Base Address: 0x0001
#define MXC_R_CAN_DBT_SSPP ((uint32_t)0x00000020UL) |
Offset from CAN Base Address: 0x0020
#define MXC_R_CAN_DPERR ((uint32_t)0x00000026UL) |
Offset from CAN Base Address: 0x0026
#define MXC_R_CAN_ECC ((uint32_t)0x00000018UL) |
Offset from CAN Base Address: 0x0018
#define MXC_R_CAN_EINTEN ((uint32_t)0x00000035UL) |
Offset from CAN Base Address: 0x0035
#define MXC_R_CAN_EINTFL ((uint32_t)0x00000034UL) |
Offset from CAN Base Address: 0x0034
#define MXC_R_CAN_FDCTRL ((uint32_t)0x00000024UL) |
Offset from CAN Base Address: 0x0024
#define MXC_R_CAN_FDSTAT ((uint32_t)0x00000025UL) |
Offset from CAN Base Address: 0x0025
#define MXC_R_CAN_INTEN ((uint32_t)0x00000004UL) |
Offset from CAN Base Address: 0x0004
#define MXC_R_CAN_INTFL ((uint32_t)0x00000003UL) |
Offset from CAN Base Address: 0x0003
#define MXC_R_CAN_MODE ((uint32_t)0x00000000UL) |
Offset from CAN Base Address: 0x0000
#define MXC_R_CAN_NBT ((uint32_t)0x0000001CUL) |
Offset from CAN Base Address: 0x001C
#define MXC_R_CAN_RMC ((uint32_t)0x00000005UL) |
Offset from CAN Base Address: 0x0005
#define MXC_R_CAN_RXDCNT ((uint32_t)0x00000030UL) |
Offset from CAN Base Address: 0x0030
#define MXC_R_CAN_RXERR ((uint32_t)0x00000019UL) |
Offset from CAN Base Address: 0x0019
#define MXC_R_CAN_RXFIFO16 ((uint32_t)0x0000000CUL) |
Offset from CAN Base Address: 0x000C
#define MXC_R_CAN_RXFIFO32 ((uint32_t)0x0000000CUL) |
Offset from CAN Base Address: 0x000C
#define MXC_R_CAN_RXFIFO8 ((uint32_t)0x0000000CUL) |
Offset from CAN Base Address: 0x000C
#define MXC_R_CAN_RXTO ((uint32_t)0x00000036UL) |
Offset from CAN Base Address: 0x0036
#define MXC_R_CAN_STAT ((uint32_t)0x00000002UL) |
Offset from CAN Base Address: 0x0002
#define MXC_R_CAN_TEST ((uint32_t)0x00000028UL) |
Offset from CAN Base Address: 0x0028
#define MXC_R_CAN_TXDECMP ((uint32_t)0x00000033UL) |
Offset from CAN Base Address: 0x0033
#define MXC_R_CAN_TXERR ((uint32_t)0x0000001AUL) |
Offset from CAN Base Address: 0x001A
#define MXC_R_CAN_TXFIFO16 ((uint32_t)0x00000008UL) |
Offset from CAN Base Address: 0x0008
#define MXC_R_CAN_TXFIFO32 ((uint32_t)0x00000008UL) |
Offset from CAN Base Address: 0x0008
#define MXC_R_CAN_TXFIFO8 ((uint32_t)0x00000008UL) |
Offset from CAN Base Address: 0x0008
#define MXC_R_CAN_TXSCNT ((uint32_t)0x00000032UL) |
Offset from CAN Base Address: 0x0032
#define MXC_R_CAN_WUPCLKDIV ((uint32_t)0x00000029UL) |
Offset from CAN Base Address: 0x0029
#define MXC_R_CAN_WUPET ((uint32_t)0x0000002CUL) |
Offset from CAN Base Address: 0x002C
#define MXC_R_CAN_WUPFT ((uint32_t)0x0000002AUL) |
Offset from CAN Base Address: 0x002A