![]() |
MAX32690 Peripheral Driver API
Peripheral Driver API for the MAX32690
|
Reset 1.
| #define MXC_F_GCR_RST1_BTLE ((uint32_t)(0x1UL << MXC_F_GCR_RST1_BTLE_POS)) |
RST1_BTLE Mask
| #define MXC_F_GCR_RST1_BTLE_POS 18 |
RST1_BTLE Position
| #define MXC_F_GCR_RST1_CPU1 ((uint32_t)(0x1UL << MXC_F_GCR_RST1_CPU1_POS)) |
RST1_CPU1 Mask
| #define MXC_F_GCR_RST1_CPU1_POS 31 |
RST1_CPU1 Position
| #define MXC_F_GCR_RST1_I2C1 ((uint32_t)(0x1UL << MXC_F_GCR_RST1_I2C1_POS)) |
RST1_I2C1 Mask
| #define MXC_F_GCR_RST1_I2C1_POS 0 |
RST1_I2C1 Position
| #define MXC_F_GCR_RST1_I2C2 ((uint32_t)(0x1UL << MXC_F_GCR_RST1_I2C2_POS)) |
RST1_I2C2 Mask
| #define MXC_F_GCR_RST1_I2C2_POS 20 |
RST1_I2C2 Position
| #define MXC_F_GCR_RST1_I2S ((uint32_t)(0x1UL << MXC_F_GCR_RST1_I2S_POS)) |
RST1_I2S Mask
| #define MXC_F_GCR_RST1_I2S_POS 19 |
RST1_I2S Position
| #define MXC_F_GCR_RST1_OWM ((uint32_t)(0x1UL << MXC_F_GCR_RST1_OWM_POS)) |
RST1_OWM Mask
| #define MXC_F_GCR_RST1_OWM_POS 7 |
RST1_OWM Position
| #define MXC_F_GCR_RST1_PT ((uint32_t)(0x1UL << MXC_F_GCR_RST1_PT_POS)) |
RST1_PT Mask
| #define MXC_F_GCR_RST1_PT_POS 1 |
RST1_PT Position
| #define MXC_F_GCR_RST1_PUF ((uint32_t)(0x1UL << MXC_F_GCR_RST1_PUF_POS)) |
RST1_PUF Mask
| #define MXC_F_GCR_RST1_PUF_POS 28 |
RST1_PUF Position
| #define MXC_F_GCR_RST1_SMPHR ((uint32_t)(0x1UL << MXC_F_GCR_RST1_SMPHR_POS)) |
RST1_SMPHR Mask
| #define MXC_F_GCR_RST1_SMPHR_POS 16 |
RST1_SMPHR Position
| #define MXC_F_GCR_RST1_SPI3 ((uint32_t)(0x1UL << MXC_F_GCR_RST1_SPI3_POS)) |
RST1_SPI3 Mask
| #define MXC_F_GCR_RST1_SPI3_POS 11 |
RST1_SPI3 Position
| #define MXC_F_GCR_RST1_SPI4 ((uint32_t)(0x1UL << MXC_F_GCR_RST1_SPI4_POS)) |
RST1_SPI4 Mask
| #define MXC_F_GCR_RST1_SPI4_POS 13 |
RST1_SPI4 Position
| #define MXC_F_GCR_RST1_SPIXIP ((uint32_t)(0x1UL << MXC_F_GCR_RST1_SPIXIP_POS)) |
RST1_SPIXIP Mask
| #define MXC_F_GCR_RST1_SPIXIP_POS 3 |
RST1_SPIXIP Position
| #define MXC_F_GCR_RST1_SPIXIPM ((uint32_t)(0x1UL << MXC_F_GCR_RST1_SPIXIPM_POS)) |
RST1_SPIXIPM Mask
| #define MXC_F_GCR_RST1_SPIXIPM_POS 4 |
RST1_SPIXIPM Position