no-OS
Macros
parameters.h File Reference

Platform dependent parameters. More...

#include "app_config.h"
#include "xparameters.h"
Include dependency graph for parameters.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define GPIO_DEVICE_ID   XPAR_PS7_GPIO_0_DEVICE_ID
 
#define CLK_CS   0
 
#define ADRV_CS   1
 
#define TRX_A_RESETB_GPIO   106
 
#define SYSREF_REQ_GPIO   112
 
#define CLK_RESETB_GPIO   113
 
#define DAC_FIFO_BYPASS_GPIO   114
 
#define RX_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_RX_CLKGEN_BASEADDR
 
#define TX_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_TX_CLKGEN_BASEADDR
 
#define RX_OS_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_CLKGEN_BASEADDR
 
#define RX_JESD_BASEADDR   XPAR_AXI_ADRV9009_RX_JESD_RX_AXI_BASEADDR
 
#define TX_JESD_BASEADDR   XPAR_AXI_ADRV9009_TX_JESD_TX_AXI_BASEADDR
 
#define RX_OS_JESD_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_JESD_RX_AXI_BASEADDR
 
#define RX_XCVR_BASEADDR   XPAR_AXI_ADRV9009_RX_XCVR_BASEADDR
 
#define TX_XCVR_BASEADDR   XPAR_AXI_ADRV9009_TX_XCVR_BASEADDR
 
#define RX_OS_XCVR_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_XCVR_BASEADDR
 
#define RX_CORE_BASEADDR   XPAR_RX_ADRV9009_TPL_CORE_ADC_TPL_CORE_BASEADDR
 
#define TX_CORE_BASEADDR   XPAR_TX_ADRV9009_TPL_CORE_DAC_TPL_CORE_BASEADDR
 
#define RX_OS_CORE_BASEADDR   XPAR_RX_OS_ADRV9009_TPL_CORE_ADC_TPL_CORE_BASEADDR
 
#define RX_DMA_BASEADDR   XPAR_AXI_ADRV9009_RX_DMA_BASEADDR
 
#define TX_DMA_BASEADDR   XPAR_AXI_ADRV9009_TX_DMA_BASEADDR
 
#define RX_OS_DMA_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_DMA_BASEADDR
 
#define DDR_MEM_BASEADDR   XPAR_DDR_MEM_BASEADDR
 
#define ADC_DDR_BASEADDR   DDR_MEM_BASEADDR + 0x800000
 
#define DAC_DDR_BASEADDR   DDR_MEM_BASEADDR + 0xA000000
 
#define UART_DEVICE_ID   XPAR_XUARTPS_0_DEVICE_ID
 
#define UART_BAUDRATE   921600
 
#define UART_IRQ_ID   XPAR_XUARTPS_1_INTR
 
#define INTC_DEVICE_ID   XPAR_SCUGIC_SINGLE_DEVICE_ID
 

Detailed Description

Platform dependent parameters.

Author
DBogdan (drago.nosp@m.s.bo.nosp@m.gdan@.nosp@m.anal.nosp@m.og.co.nosp@m.m)

Copyright 2018(c) Analog Devices, Inc.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  3. Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ ADC_DDR_BASEADDR

#define ADC_DDR_BASEADDR   DDR_MEM_BASEADDR + 0x800000

◆ ADRV_CS

#define ADRV_CS   1

◆ CLK_CS

#define CLK_CS   0

◆ CLK_RESETB_GPIO

#define CLK_RESETB_GPIO   113

◆ DAC_DDR_BASEADDR

#define DAC_DDR_BASEADDR   DDR_MEM_BASEADDR + 0xA000000

◆ DAC_FIFO_BYPASS_GPIO

#define DAC_FIFO_BYPASS_GPIO   114

◆ DDR_MEM_BASEADDR

#define DDR_MEM_BASEADDR   XPAR_DDR_MEM_BASEADDR

◆ GPIO_DEVICE_ID

#define GPIO_DEVICE_ID   XPAR_PS7_GPIO_0_DEVICE_ID

◆ INTC_DEVICE_ID

#define INTC_DEVICE_ID   XPAR_SCUGIC_SINGLE_DEVICE_ID

◆ RX_CLKGEN_BASEADDR

#define RX_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_RX_CLKGEN_BASEADDR

◆ RX_CORE_BASEADDR

#define RX_CORE_BASEADDR   XPAR_RX_ADRV9009_TPL_CORE_ADC_TPL_CORE_BASEADDR

◆ RX_DMA_BASEADDR

#define RX_DMA_BASEADDR   XPAR_AXI_ADRV9009_RX_DMA_BASEADDR

◆ RX_JESD_BASEADDR

#define RX_JESD_BASEADDR   XPAR_AXI_ADRV9009_RX_JESD_RX_AXI_BASEADDR

◆ RX_OS_CLKGEN_BASEADDR

#define RX_OS_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_CLKGEN_BASEADDR

◆ RX_OS_CORE_BASEADDR

#define RX_OS_CORE_BASEADDR   XPAR_RX_OS_ADRV9009_TPL_CORE_ADC_TPL_CORE_BASEADDR

◆ RX_OS_DMA_BASEADDR

#define RX_OS_DMA_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_DMA_BASEADDR

◆ RX_OS_JESD_BASEADDR

#define RX_OS_JESD_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_JESD_RX_AXI_BASEADDR

◆ RX_OS_XCVR_BASEADDR

#define RX_OS_XCVR_BASEADDR   XPAR_AXI_ADRV9009_RX_OS_XCVR_BASEADDR

◆ RX_XCVR_BASEADDR

#define RX_XCVR_BASEADDR   XPAR_AXI_ADRV9009_RX_XCVR_BASEADDR

◆ SYSREF_REQ_GPIO

#define SYSREF_REQ_GPIO   112

◆ TRX_A_RESETB_GPIO

#define TRX_A_RESETB_GPIO   106

◆ TX_CLKGEN_BASEADDR

#define TX_CLKGEN_BASEADDR   XPAR_AXI_ADRV9009_TX_CLKGEN_BASEADDR

◆ TX_CORE_BASEADDR

#define TX_CORE_BASEADDR   XPAR_TX_ADRV9009_TPL_CORE_DAC_TPL_CORE_BASEADDR

◆ TX_DMA_BASEADDR

#define TX_DMA_BASEADDR   XPAR_AXI_ADRV9009_TX_DMA_BASEADDR

◆ TX_JESD_BASEADDR

#define TX_JESD_BASEADDR   XPAR_AXI_ADRV9009_TX_JESD_TX_AXI_BASEADDR

◆ TX_XCVR_BASEADDR

#define TX_XCVR_BASEADDR   XPAR_AXI_ADRV9009_TX_XCVR_BASEADDR

◆ UART_BAUDRATE

#define UART_BAUDRATE   921600

◆ UART_DEVICE_ID

#define UART_DEVICE_ID   XPAR_XUARTPS_0_DEVICE_ID

◆ UART_IRQ_ID

#define UART_IRQ_ID   XPAR_XUARTPS_1_INTR