precision-converters-firmware
Loading...
Searching...
No Matches
app_config_stm32.h
Go to the documentation of this file.
1/***************************************************************************/
13#ifndef APP_CONFIG_STM32_H_
14#define APP_CONFIG_STM32_H_
15
16/******************************************************************************/
17/***************************** Include Files **********************************/
18/******************************************************************************/
19#include "main.h"
20#include "stm32_spi.h"
21#include "stm32_i2c.h"
22#include "stm32_uart.h"
23#include "stm32_gpio.h"
24#include "app_config.h"
25#if (INTERFACE_MODE == TDM_DMA_MODE)
26#include "stm32_tdm.h"
27#endif
28#include "stm32_gpio_irq.h"
29#if(INTERFACE_MODE == SPI_DMA_MODE)
30#include "stm32_dma.h"
31#endif
32#if (INTERFACE_MODE == SPI_DMA_MODE)
33#include "stm32_pwm.h"
34#endif
35#if defined (TARGET_SDP_K1)
36#include "stm32_usb_uart.h"
37#endif
38
39/******************************************************************************/
40/********************** Macros and Constants Definition ***********************/
41/******************************************************************************/
42
43#if defined (TARGET_SDP_K1)
44/* The below configurations are specific to STM32F469NIH6 MCU on SDP-K1 Board. */
45#define HW_CARRIER_NAME SDP_K1
46
47/* STM32 SPI Specific parameters */
48#define STM32_SPI_ID 1 // SPI1
49#define STM32_SPI_CS_PORT 0 // GPIO Port A
50#define SPI_CSB 15 // PA_15
51
52/* STM32 I2C Specific parameters */
53#define STM32_I2C_ID 1 // I2C1
54
55/* STM32 UART specific parameters */
56#define APP_UART_HANDLE huart5
57#define UART_IRQ_ID UART5_IRQn
58
59/* STM32 GPIO specific parameters */
60#define DIG_AUX_1 7 // PG7
61#define DIG_AUX_2 10 // PG10
62#define SYNC_INB 9 // PG9
63#define LED_GPO 4
64
65#define DIG_AUX_1_PORT 6 // GPIOG
66#define DIG_AUX_2_PORT 6 // GPIOG
67#define SYNC_INB_PORT 6 // GPIOG
68#define SYNC_INB_PORT_ID GPIOG
69
70#define GPIO_TRIGGER_INT_PORT EXTI_GPIOG // PG7
71
72#define I2C_TIMING 0 // (Unused)
73
74/* SPI DMA specific parameters */
75#define AD469x_DMA_NUM_CHANNELS 2
76
77#define Rx_DMA_IRQ_ID DMA2_Stream0_IRQn
78#define AD469x_TxDMA_CHANNEL_NUM DMA_CHANNEL_7
79#define AD469x_RxDMA_CHANNEL_NUM DMA_CHANNEL_3
80
81/* Tx Trigger timer parameters */
82#define TX_TRIGGER_TIMER_ID 8 // Timer 8
83#define TX_TRIGGER_TIMER_HANDLE htim8
84/* Tx trigger period considering a MAX SPI clock of 20MHz and 32 bit transfer */
85#define TX_TRIGGER_PERIOD 700
86#define TX_TRIGGER_DUTY_RATIO 30
87#define TIMER_8_PRESCALER 0
88#define TIMER_8_CLK_DIVIDER 2
89#define TIMER_CHANNEL_1 1
90
91#elif defined (NUCLEO_H563)
92/* The below configurations are specific to STM32H563ZIT6 MCU on NUCLEO-H563ZI Board. */
93#define HW_CARRIER_NAME NUCLEO-H563ZI
94
95/* STM32 SPI Specific parameters */
96#define STM32_SPI_ID 1 // SPI1
97#define STM32_SPI_CS_PORT 3 // GPIO Port D
98#define SPI_CSB 14 // PD_14
99
100/* STM32 I2C Specific parameters */
101#define STM32_I2C_ID 1 // I2C1
102
103/* STM32 UART specific parameters */
104#define APP_UART_HANDLE huart3
105#define UART_IRQ_ID USART3_IRQn
106
107/* STM32 GPIO specific parameters */
108#define DIG_AUX_1 14 // PG14
109#define DIG_AUX_2 12 // PG12
110#define SYNC_INB 14 // PE14
111#define LED_GPO LED1_GREEN_Pin
112
113#define DIG_AUX_1_PORT 6 // GPIOG
114#define DIG_AUX_2_PORT 6 // GPIOG
115#define SYNC_INB_PORT 4 // GPIOE
116
117#define GPIO_TRIGGER_INT_PORT EXTI_GPIOG // PG14
118
119/* I2C timing register value for standard mode of operation
120 * Check here for more understanding on I2C timing register
121 * configuration: https://wiki.analog.com/resources/no-os/drivers/i2c */
122#define I2C_TIMING 0x00000E14
123
124/* TDM specific Parameters */
125#define TDM_DATA_SIZE 32
126#define TDM_SLOTS_PER_FRAME 1
127#define TDM_FS_ACTIVE_LENGTH 8
128
129/* Expect DMA to read 800 samples in one cycle */
130#define TDM_N_SAMPLES_DMA_READ 800
131/* This makes sure that the processor gets into the
132 * Half complete callback function after every 400 samples */
133#define TDM_DMA_READ_SIZE TDM_N_SAMPLES_DMA_READ * TDM_SLOTS_PER_FRAME/2
134
135#define STM32_SAI_BASE SAI1_Block_A
136#else
137/* The below configurations are specific to STM32F769NI MCU on Disco-F769NI Board. */
138#define HW_CARRIER_NAME DISCO-F769NI
139
140/* STM32 SPI Specific parameters */
141#define STM32_SPI_ID 2 // SPI1
142#define STM32_SPI_CS_PORT 0 // GPIO Port D
143#define SPI_CSB 11 // PA_11
144
145/* STM32 UART specific parameters */
146#define APP_UART_HANDLE huart6
147
148/* UART Device ID */
149#define UART_IRQ_ID USART6_IRQn
150
151#define STM32_I2C_ID 1 // I2C1
152
153/* I2C timing register value for standard mode of operation
154 * Check here for more understanding on I2C timing register
155 * configuration: TODO*/
156#define I2C_TIMING 0x40912732
157
158/* STM32 GPIO specific parameters */
159#define DIG_AUX_1 1 // PJ1
160#define DIG_AUX_2 3 // PI3
161#define SYNC_INB 0 // PJ0
162
163#define DIG_AUX_1_PORT 9 // GPIOJ
164#define DIG_AUX_2_PORT 8 // GPIOI
165#define SYNC_INB_PORT 9 // GPIOJ
166
167#define GPIO_TRIGGER_INT_PORT DIG_AUX_1_PORT
168
169/* Ticker for Pocket Lab */
170#define LVGL_TICK_TIME_US 5000
171#define LVGL_TICK_TIME_MS (LVGL_TICK_TIME_US / 1000)
172#endif
173
174/* Note: The below macro and the type of digital filter chosen together
175 * decides the output data rate to be configured for the device.
176 * Filter configuration can be modified by changing the macro "AD4170_FILTER_CONFIG"
177 * in the respective user configuration header file.
178 * Please refer to the datasheet for more details on the other filter configurations.
179 * It has to be noted that this is not the maximum ODR permissible by the device, but
180 * a value specific to the NUCLEO-H563ZI platform tested with a 10MHz SPI clock. The maximum
181 * ODR might vary across platforms and data continuity is not guaranteed above this ODR
182 * on the IIO Client*/
183
184/* Value corresponding to 24KSPS ODR (per channel) with Sinc5 average filter */
185#define FS_SINC5_AVG_24_KSPS 20
186
187/* Value corresponding to 512ksps ODR (per channel) with Sinc5 filter */
188#define FS_SINC5_512_KSPS 1
189
190/* Value corresponding to 62.5 ODR (per channel) with Sinc3 filter */
191#define FS_SINC3_62P5_KSPS 4
192
193#if (INTERFACE_MODE == SPI_INTERRUPT_MODE)
194#define FS_CONFIG_VALUE FS_SINC5_AVG_24_KSPS
195#define AD4170_MAX_SAMPLING_RATE 24000
196#else // TDM_MODE and SPI_DMA_MODE
197#if defined (DEV_AD4170)
198#define FS_CONFIG_VALUE FS_SINC5_512_KSPS
199#define AD4170_MAX_SAMPLING_RATE 500000
200#elif defined (DEV_AD4190)
201#define FS_CONFIG_VALUE FS_SINC3_62P5_KSPS
202#define AD4170_MAX_SAMPLING_RATE 62500
203#endif
204#endif
205
206#define TICKER_INTERRUPT_PERIOD_uSEC (0) // unused
207
208/* Max SPI Speed */
209#define AD4170_MAX_SPI_SPEED 20000000
210
211/******************************************************************************/
212/********************** Public/Extern Declarations ****************************/
213/******************************************************************************/
214
215extern struct stm32_spi_init_param stm32_spi_extra_init_params;
216extern struct stm32_uart_init_param stm32_uart_extra_init_params;
217extern struct stm32_gpio_init_param stm32_trigger_gpio_extra_init_params;
218extern struct stm32_gpio_init_param stm32_dig_aux1_gpio_extra_init_params;
219extern struct stm32_gpio_init_param stm32_dig_aux2_gpio_extra_init_params;
220extern struct stm32_gpio_init_param stm32_sync_inb_gpio_extra_init_params;
221extern struct stm32_gpio_init_param stm32_csb_gpio_extra_init_params;
222extern struct stm32_gpio_irq_init_param stm32_trigger_gpio_irq_init_params;
223extern struct stm32_tdm_init_param stm32_tdm_extra_init_params;
224extern struct stm32_i2c_init_param stm32_i2c_extra_init_params;
225extern UART_HandleTypeDef APP_UART_HANDLE;
226extern uint8_t num_of_active_channels;
227
228#if defined (TARGET_SDP_K1)
229extern TIM_HandleTypeDef htim8;
230extern DMA_HandleTypeDef hdma_spi1_rx;
231extern DMA_HandleTypeDef hdma_tim8_ch1;
232extern USBD_HandleTypeDef hUsbDeviceHS;
234#endif
235#if defined(TARGET_SDP_K1) || defined(NUCLEO_H563)
236extern bool data_capture_operation;
237extern struct iio_device_data *ad4170_iio_dev_data;
238extern volatile bool tdm_read_started;
239extern volatile struct iio_device_data* iio_dev_data_g;
240extern uint32_t nb_of_samples_g;
241extern volatile uint32_t* buff_start_addr;
242extern int32_t data_read;
243extern uint32_t rxdma_ndtr;
244extern volatile bool ad4170_dma_buff_full;
245extern uint32_t dma_cycle_count;
246extern struct stm32_spi_desc* sdesc;
247
248#if (INTERFACE_MODE == SPI_DMA_MODE)
249extern struct stm32_pwm_init_param stm32_tx_trigger_extra_init_params;
250extern struct no_os_dma_init_param ad4170_dma_init_param;
251extern struct stm32_dma_channel rxdma_channel;
252extern struct stm32_dma_channel txdma_channel;
253#endif
254
255void tim8_config(void);
256void stm32_timer_stop(void);
257void stm32_system_init(void);
258void stm32_abort_dma_transfer(void);
259void ad4170_dma_rx_cplt(SAI_HandleTypeDef *hsai);
260void ad4170_dma_rx_half_cplt(SAI_HandleTypeDef *hsai);
261void ad4170_spi_dma_rx_cplt_callback(DMA_HandleTypeDef* hdma);
262void ad4170_spi_dma_rx_half_cplt_callback(DMA_HandleTypeDef* hdma);
263void update_buff(uint32_t* local_buf, uint32_t* buf_start_addr);
264void tim8_init(struct no_os_pwm_desc *pwm_desc);
265void MX_USB_DEVICE_Init(void);
266extern volatile uint32_t callback_count;
267#endif
268#endif /* APP_CONFIG_STM32_H_ */
struct no_os_pwm_desc * pwm_desc
Definition app_config.c:106
volatile struct stm32_spi_desc * sdesc
Definition app_config_stm32.c:146
int stm32_timer_stop(void)
Stop generating timer signals.
Definition app_config_stm32.c:281
DMA_HandleTypeDef hdma_tim8_ch1
struct stm32_dma_channel rxdma_channel
Definition app_config_stm32.c:136
USBD_HandleTypeDef hUsbDeviceHS
void stm32_system_init(void)
Initialize the STM32 system peripherals.
Definition app_config_stm32.c:176
void tim8_config(void)
Configure Tx Trigger timer for slave mode operation, one-pulse mode and to generate DMA requests.
Definition app_config_stm32.c:245
struct stm32_pwm_init_param stm32_tx_trigger_extra_init_params
Definition app_config_stm32.c:99
int stm32_abort_dma_transfer(void)
Abort DMA Transfers.
Definition app_config_stm32.c:315
struct stm32_usb_uart_init_param stm32_vcom_extra_init_params
Definition app_config_stm32.c:38
DMA_HandleTypeDef hdma_spi1_rx
struct stm32_gpio_irq_init_param stm32_trigger_gpio_irq_init_params
Definition app_config_stm32.c:43
uint32_t data_read
Definition app_support.c:49
struct stm32_i2c_init_param stm32_i2c_extra_init_params
Definition app_config_stm32.c:152
volatile int dma_cycle_count
Definition app_config_stm32.c:242
uint32_t rxdma_ndtr
Definition app_config_stm32.c:245
void update_buff(uint8_t *local_buf, uint8_t *buf_start_addr)
Update buffer index.
Definition app_config_stm32.c:499
struct stm32_uart_init_param stm32_uart_extra_init_params
Definition app_config_stm32.c:102
volatile struct iio_device_data * iio_dev_data_g
Definition ad405x_iio.c:281
volatile uint8_t * buff_start_addr
Definition ad405x_iio.c:140
uint8_t local_buf[MAX_LOCAL_BUF_SIZE]
Definition ad405x_support.c:42
#define APP_UART_HANDLE
Definition app_config_stm32.h:131
struct stm32_spi_init_param stm32_spi_extra_init_params
Definition app_config_stm32.c:43
struct stm32_gpio_init_param stm32_trigger_gpio_extra_init_params
Definition app_config_stm32.c:49
struct stm32_tdm_init_param stm32_tdm_extra_init_params
Definition app_config_stm32.c:52
bool data_capture_operation
Definition ad4134_iio.c:96
struct no_os_dma_init_param ad4170_dma_init_param
Definition app_config.c:154
struct stm32_dma_channel txdma_channel
Definition app_config_stm32.c:118
void ad4170_dma_rx_half_cplt(SAI_HandleTypeDef *hsai)
SAI DMA Receive Half Complete Callback function.
Definition app_config_stm32.c:228
volatile uint32_t callback_count
Definition app_config_stm32.c:38
void ad4170_spi_dma_rx_half_cplt_callback(DMA_HandleTypeDef *hdma)
Callback function to flag the capture of Half the number of requested samples.
Definition app_config_stm32.c:326
void tim8_init(struct no_os_pwm_desc *pwm_desc)
Initialize Tx trigger advanced PWM parameters.
Definition app_config_stm32.c:427
void ad4170_spi_dma_rx_cplt_callback(DMA_HandleTypeDef *hdma)
Callback function to flag the capture of number of requested samples.
Definition app_config_stm32.c:289
void ad4170_dma_rx_cplt(SAI_HandleTypeDef *hsai)
SAI DMA Receive Complete Callback function.
Definition app_config_stm32.c:247
struct stm32_gpio_init_param stm32_csb_gpio_extra_init_params
Definition app_config_stm32.c:99
struct stm32_gpio_init_param stm32_sync_inb_gpio_extra_init_params
Definition app_config_stm32.c:79
struct stm32_gpio_init_param stm32_dig_aux2_gpio_extra_init_params
Definition app_config_stm32.c:73
uint8_t num_of_active_channels
Definition ad4170_iio.c:195
struct stm32_gpio_init_param stm32_dig_aux1_gpio_extra_init_params
Definition app_config_stm32.c:67
uint32_t nb_of_samples_g
Definition ad4170_iio.c:397
volatile bool ad4170_dma_buff_full
Definition ad4170_iio.c:406
struct iio_device_data * ad4170_iio_dev_data
Definition ad4170_iio.c:331
volatile bool tdm_read_started
Definition ad4170_iio.c:342
TIM_HandleTypeDef htim8
void MX_USB_DEVICE_Init(void)
Configuration file of nanodac firmware example program.
VCOM driver for stm32 as a no_os_uart implementation.
Specific initialization parameters for stm32 UART over USB.
Definition stm32_usb_uart.h:27