no-OS
|
Parameters Definitions. More...
#include <xparameters.h>
Go to the source code of this file.
Macros | |
#define | SPI_HMC7044_CS 0x00 |
#define | SPI_0_DEVICE_ID XPAR_SPI_0_DEVICE_ID |
#define | SPI_AD9208_0_CS 0x01 |
#define | RX_0_JESD_BASEADDR XPAR_AXI_AD9208_0_JESD_RX_AXI_BASEADDR |
#define | RX_0_XCVR_BASEADDR XPAR_AXI_AD9208_0_XCVR_BASEADDR |
#define | RX_0_CORE_BASEADDR XPAR_RX_AD9208_0_TPL_CORE_ADC_TPL_CORE_BASEADDR |
#define | SPI_DEVICE_ID XPAR_AXI_SPI_DEVICE_ID |
#define | SPI_AD9208_CS 0x02 |
#define | GPIO_DEVICE_ID XPAR_GPIO_0_DEVICE_ID |
#define | RX_1_JESD_BASEADDR XPAR_AXI_AD9208_1_JESD_RX_AXI_BASEADDR |
#define | RX_1_XCVR_BASEADDR XPAR_AXI_AD9208_1_XCVR_BASEADDR |
#define | RX_1_CORE_BASEADDR XPAR_RX_AD9208_1_TPL_CORE_ADC_TPL_CORE_BASEADDR |
#define | RX_DMA_BASEADDR XPAR_AXI_AD9208_DMA_BASEADDR |
#define | ADC_DDR_BASEADDR (XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0x800000) |
#define | ADC_DDR_HIGHADDR XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR |
#define | UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID |
#define | UART_BAUDRATE 115200 |
#define | UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR |
#define | INTC_DEVICE_ID XPAR_INTC_SINGLE_DEVICE_ID |
Parameters Definitions.
Copyright 2019(c) Analog Devices, Inc.
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#define ADC_DDR_BASEADDR (XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR + 0x800000) |
#define ADC_DDR_HIGHADDR XPAR_AXI_DDR_CNTRL_C0_DDR4_MEMORY_MAP_BASEADDR |
#define GPIO_DEVICE_ID XPAR_GPIO_0_DEVICE_ID |
#define INTC_DEVICE_ID XPAR_INTC_SINGLE_DEVICE_ID |
#define RX_0_CORE_BASEADDR XPAR_RX_AD9208_0_TPL_CORE_ADC_TPL_CORE_BASEADDR |
#define RX_0_JESD_BASEADDR XPAR_AXI_AD9208_0_JESD_RX_AXI_BASEADDR |
#define RX_0_XCVR_BASEADDR XPAR_AXI_AD9208_0_XCVR_BASEADDR |
#define RX_1_CORE_BASEADDR XPAR_RX_AD9208_1_TPL_CORE_ADC_TPL_CORE_BASEADDR |
#define RX_1_JESD_BASEADDR XPAR_AXI_AD9208_1_JESD_RX_AXI_BASEADDR |
#define RX_1_XCVR_BASEADDR XPAR_AXI_AD9208_1_XCVR_BASEADDR |
#define RX_DMA_BASEADDR XPAR_AXI_AD9208_DMA_BASEADDR |
#define SPI_0_DEVICE_ID XPAR_SPI_0_DEVICE_ID |
#define SPI_AD9208_0_CS 0x01 |
#define SPI_AD9208_CS 0x02 |
#define SPI_DEVICE_ID XPAR_AXI_SPI_DEVICE_ID |
#define SPI_HMC7044_CS 0x00 |
#define UART_BAUDRATE 115200 |
#define UART_DEVICE_ID XPAR_AXI_UART_DEVICE_ID |
#define UART_IRQ_ID XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR |