ad9528.h

Go to the documentation of this file.

/***************************************************************************/
#ifndef _AD9528_H_
#define _AD9528_H_
 
#include <stdint.h>
#include <stdbool.h>
#include "no_os_delay.h"
#include "no_os_spi.h"
#include "no_os_gpio.h"
 
/* Registers */
 
#define AD9528_READ (1 << 15)
#define AD9528_WRITE    (0 << 15)
#define AD9528_CNT(x)   (((x) - 1) << 13)
#define AD9528_ADDR(x)  ((x) & 0xFFF)
 
#define AD9528_1B(x)    ((1 << 16) | ((x) + 0))
#define AD9528_2B(x)    ((2 << 16) | ((x) + 1))
#define AD9528_3B(x)    ((3 << 16) | ((x) + 2))
#define AD9528_4B(x)    ((4 << 16) | ((x) + 3))
#define AD9528_TRANSF_LEN(x)            ((x) >> 16)
 
#define AD9528_SERIAL_PORT_CONFIG       AD9528_1B(0x0)
#define AD9528_SERIAL_PORT_CONFIG_B     AD9528_1B(0x1)
#define AD9528_CHIP_ID              AD9528_4B(0x3)
#define AD9528_IO_UPDATE            AD9528_1B(0xF)
 
#define AD9528_PLL1_REF_A_DIVIDER       AD9528_2B(0x100)
#define AD9528_PLL1_REF_B_DIVIDER       AD9528_2B(0x102)
#define AD9528_PLL1_FEEDBACK_DIVIDER        AD9528_2B(0x104)
#define AD9528_PLL1_CHARGE_PUMP_CTRL        AD9528_2B(0x106)
#define AD9528_PLL1_CTRL            AD9528_3B(0x108)
 
#define AD9528_PLL2_CHARGE_PUMP         AD9528_1B(0x200)
#define AD9528_PLL2_FEEDBACK_DIVIDER_AB     AD9528_1B(0x201)
#define AD9528_PLL2_CTRL            AD9528_1B(0x202)
#define AD9528_PLL2_VCO_CTRL            AD9528_1B(0x203)
#define AD9528_PLL2_VCO_DIVIDER         AD9528_1B(0x204)
#define AD9528_PLL2_LOOP_FILTER_CTRL        AD9528_2B(0x205)
#define AD9528_PLL2_R1_DIVIDER          AD9528_1B(0x207)
#define AD9528_PLL2_N2_DIVIDER          AD9528_1B(0x208)
 
#define AD9528_CHANNEL_OUTPUT(ch)       AD9528_3B(0x300 + 3 * ch)
#define AD9528_CHANNEL_SYNC         AD9528_1B(0x32A)
#define AD9528_CHANNEL_SYNC_IGNORE      AD9528_2B(0x32B)
 
#define AD9528_SYSREF_RESAMPLE_CTRL     AD9528_2B(0x32D)
 
#define AD9528_SYSREF_K_DIVIDER         AD9528_2B(0x400)
#define AD9528_SYSREF_CTRL          AD9528_2B(0x402)
 
#define AD9528_PD_EN                AD9528_1B(0x500)
#define AD9528_CHANNEL_PD_EN            AD9528_2B(0x501)
 
#define AD9528_STAT_MON0            AD9528_1B(0x505)
#define AD9528_STAT_MON1            AD9528_1B(0x506)
#define AD9528_STAT_PIN_EN          AD9528_1B(0x507)
#define AD9528_READBACK             AD9528_2B(0x508)
 
/* AD9528_SERIAL_PORT_CONFIG */
#define AD9528_SER_CONF_SOFT_RESET      ((1 << 0) | (1 << 7))
#define AD9528_SER_CONF_LSB_FIRST       ((1 << 1) | (1 << 6))
#define AD9528_SER_CONF_ADDR_INCREMENT      ((1 << 2) | (1 << 5))
#define AD9528_SER_CONF_SDO_ACTIVE      ((1 << 3) | (1 << 4))
 
/* AD9528_SERIAL_PORT_CONFIG_B */
#define AD9528_SER_CONF_READ_BUFFERED       (1 << 5)
#define AD9528_SER_CONF_RESET_SANS_REGMAP   (1 << 2)
 
/* AD9528_IO_UPDATE */
#define AD9528_IO_UPDATE_EN         (1 << 0)
 
/* AD9528_PLL1_CHARGE_PUMP_CTRL */
#define AD9528_PLL1_CHARGE_PUMP_AUTO_TRISTATE_DIS   (1 << 12)
#define AD9528_PLL1_CHARGE_PUMP_MODE_NORMAL     (3 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_PUMP_DOWN      (2 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_PUMP_UP        (1 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_TRISTATE       (0 << 8)
#define AD9528_PLL1_CHARGE_PUMP_TRISTATE        (1 << 7)
#define AD9528_PLL1_CHARGE_PUMP_CURRENT_nA(x)       (((x) / 500) & 0x7F)
 
/* AD9528_PLL1_CTRL */
#define AD9528_PLL1_OSC_CTRL_FAIL_VCC_BY2_EN    (1 << 19)
#define AD9528_PLL1_REF_MODE(x)         ((x) << 16)
#define AD9528_PLL1_FEEDBACK_BYPASS_EN      (1 << 13)
#define AD9528_PLL1_REFB_BYPASS_EN      (1 << 12)
#define AD9528_PLL1_REFA_BYPASS_EN      (1 << 11)
#define AD9528_PLL1_SOURCE_VCXO         (1 << 10)
#define AD9528_PLL1_REFB_CMOS_NEG_INP_EN    (1 << 9)
#define AD9528_PLL1_REFA_CMOS_NEG_INP_EN    (1 << 8)
#define AD9528_PLL1_FREQ_DETECTOR_PD_EN     (1 << 7)
#define AD9528_PLL1_REFB_DIFF_RCV_EN        (1 << 6)
#define AD9528_PLL1_REFA_DIFF_RCV_EN        (1 << 5)
#define AD9528_PLL1_REFB_RCV_EN         (1 << 4)
#define AD9528_PLL1_REFA_RCV_EN         (1 << 3)
#define AD9528_PLL1_VCXO_RCV_PD_EN      (1 << 2)
#define AD9528_PLL1_OSC_IN_CMOS_NEG_INP_EN  (1 << 1)
#define AD9528_PLL1_OSC_IN_DIFF_EN      (1 << 0)
 
/* AD9528_PLL2_CHARGE_PUMP */
#define AD9528_PLL2_CHARGE_PUMP_CURRENT_nA(x)   ((x) / 3500)
 
/* AD9528_PLL2_FEEDBACK_DIVIDER_AB */
#define AD9528_PLL2_FB_NDIV_A_CNT(x)        (((x) & 0x3) << 6)
#define AD9528_PLL2_FB_NDIV_B_CNT(x)        (((x) & 0x3F) << 0)
#define AD9528_PLL2_FB_NDIV(a, b)       (4 * (b) + (a))
 
/* AD9528_PLL2_CTRL */
#define AD9528_PLL2_LOCK_DETECT_PWR_DOWN_EN (1 << 7)
#define AD9528_PLL2_FREQ_DOUBLER_EN     (1 << 5)
#define AD9528_PLL2_CHARGE_PUMP_MODE_NORMAL (3 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_PUMP_DOWN  (2 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_PUMP_UP    (1 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_TRISTATE   (0 << 0)
 
/* AD9528_PLL2_VCO_CTRL */
#define AD9528_PLL2_DOUBLER_R1_EN       (1 << 4)
#define AD9528_PLL2_FORCE_REFERENCE_VALID   (1 << 2)
#define AD9528_PLL2_FORCE_VCO_MIDSCALE      (1 << 1)
#define AD9528_PLL2_VCO_CALIBRATE       (1 << 0)
 
/* AD9528_PLL2_VCO_DIVIDER */
#define AD9528_PLL2_VCO_DIV_M1_PWR_DOWN_EN  (1 << 3)
#define AD9528_PLL2_VCO_DIV_M1(x)       (((x) & 0x7) << 0)
 
/* AD9528_PLL2_LOOP_FILTER_CTRL */
#define AD9528_PLL2_LOOP_FILTER_RZERO_BYPASS_EN (1 << 8)
#define AD9528_PLL2_LOOP_FILTER_RPOLE2(x)   (((x) & 0x3) << 6)
#define AD9528_PLL2_LOOP_FILTER_RZERO(x)    (((x) & 0x7) << 3)
#define AD9528_PLL2_LOOP_FILTER_CPOLE1(x)   (((x) & 0x7) << 0)
 
/* AD9528_PLL2_R1_DIVIDER */
#define AD9528_PLL2_R1_DIV(x)           (((x) & 0x1F) << 0)
 
/* AD9528_PLL2_N2_DIVIDER */
#define AD9528_PLL2_N2_DIV(x)           ((((x) - 1) & 0xFF) << 0)
 
/* AD9528_CHANNEL_OUTPUT */
#define AD9528_CLK_DIST_DIV_MIN 1
#define AD9528_CLK_DIST_DIV_MAX 256
#define AD9528_CLK_DIST_DIV(x)          ((((x) - 1) & 0xFF) << 16)
#define AD9528_CLK_DIST_DIV_MASK        (0xFF << 16)
#define AD9528_CLK_DIST_DIV_REV(x)      ((((x) >> 16) & 0xFF) + 1)
#define AD9528_CLK_DIST_DRIVER_MODE(x)      (((x) & 0x3) << 14)
#define AD9528_CLK_DIST_DRIVER_MODE_REV(x)  (((x) >> 14) & 0x3)
#define AD9528_CLK_DIST_DIV_PHASE(x)        (((x) & 0x3F) << 8)
#define AD9528_CLK_DIST_DIV_PHASE_REV(x)    (((x) >> 8) & 0x3F)
#define AD9528_CLK_DIST_CTRL(x)         (((x) & 0x7) << 5)
#define AD9528_CLK_DIST_CTRL_MASK       (0x7 << 5)
#define AD9528_CLK_DIST_CTRL_REV(x)     (((x) >> 5) & 0x7)
 
#if 0
/* Leftovers */
#define AD9528_CLK_DIST_INV_DIV_OUTPUT_EN   (1 << 7)
#endif
 
/* AD9528_CHANNEL_SYNC */
#define AD9528_CHANNEL_SYNC_SET         (1 << 0)
 
/* AD9528_CHANNEL_SYNC_IGNORE */
#define AD9528_CHANNEL_IGNORE_MASK(x)       (((x) & 0x3FFF) << 0)
#define AD9528_CHANNEL_IGNORE_MASK_REV(x)   (((x) >> 0) & 0x3FFF)
 
/* AD9528_SYSREF_K_DIVIDER */
#define AD9528_SYSREF_K_DIV(x)          (((x) & 0xFFFF) << 0)
#define AD9528_SYSREF_K_DIV_MIN                 (1u)
#define AD9528_SYSREF_K_DIV_MAX                 (65535u)
 
/* AD9528_SYSREF_CTRL */
#define AD9528_SYSREF_SOURCE(x)         (((x) & 0x3) << 14)
#define AD9528_SYSREF_PATTERN_MODE(x)       (((x) & 0x3) << 12)
#define AD9528_SYSREF_NSHOT_MODE(x)     (((x) & 0x7) << 9)
#define AD9528_SYSREF_PATTERN_REQ       (1 << 8)
#define AD9528_SYSREF_REQUEST_BY_PIN        (1 << 7)
#define AD9528_SYSREF_PATTERN_TRIGGER_CTRL(x)   (((x) & 0x3) << 5)
#define AD9528_SYSREF_RESAMPLER_CLK_SRC_PLL1    (1 << 4)
#define AD9528_SYSREF_PATTERN_CLK_SRC_PLL1  (1 << 3)
#define AD9528_SYSREF_TEST_MODE(x)      (((x) & 0x3) << 1)
#define AD9528_SYSREF_RESET         (1 << 0)
 
/* AD9528_PD_EN */
#define AD9528_PD_BIAS          NO_OS_BIT(4)
#define AD9528_PD_PLL2          NO_OS_BIT(3)
#define AD9528_PD_PLL1          NO_OS_BIT(2)
#define AD9528_PD_OUT_CLOCKS        NO_OS_BIT(1)
#define AD9528_PD_CHIP          NO_OS_BIT(0)
 
/* AD9528_CHANNEL_PD_EN */
#define AD9528_CHANNEL_PD_MASK(x)   (((x) & 0x3FFF) << 0)
#define AD9528_CHANNEL_PD_MASK_REV(x)   (((x) >> 0) & 0x3FFF)
 
 
/* AD9528_READBACK */
#define AD9528_IS_CALIBRATING       (1 << 8)
#define AD9528_PLL2_OK          (1 << 7)
#define AD9528_PLL1_OK          (1 << 6)
#define AD9528_VCXO_OK          (1 << 5)
#define AD9528_REFA_REFB_NOK        (1 << 4)
#define AD9528_REFB_OK          (1 << 3)
#define AD9528_REFA_OK          (1 << 2)
#define AD9528_PLL2_LOCKED      (1 << 1)
#define AD9528_PLL1_LOCKED      (1 << 0)
 
/* AD9528_STAT_PIN_EN */
#define AD9528_STAT0_PIN_EN     (1 << 2)
#define AD9528_STAT1_PIN_EN     (1 << 3)
#define AD9528_STAT0_DIV_EN     (1 << 1)
#define AD9528_STAT1_DIV_EN     (1 << 0)
 
#define AD9528_NUM_CHAN         14
 
#define AD9528_SPI_MAGIC        0x00FF05
 
/* Output Driver Mode */
#define DRIVER_MODE_LVDS    0
#define DRIVER_MODE_LVDS_BOOST  1
#define DRIVER_MODE_HSTL    2
 
/* Output Signal Source */
#define SOURCE_VCO      0
#define SOURCE_VCXO     1
#define SOURCE_SYSREF_VCO   2
#define SOURCE_SYSREF_VCXO  3
#define SOURCE_VCXO_INV     5
#define SOURCE_SYSREF_VCXO_INV  7
 
/* Reference Selection Mode */
#define REF_MODE_STAY_ON_REFB   0
#define REF_MODE_REVERT_TO_REFA 1
#define REF_MODE_SELECT_REFA    2
#define REF_MODE_SELECT_REFB    3
#define REF_MODE_EXT_REF    4
 
/* Sysref Source */
#define SYSREF_SRC_EXTERNAL     0
#define SYSREF_SRC_EXTERNAL_RESAMPLED   1
#define SYSREF_SRC_INTERNAL     2
 
/* Sysref Pattern Mode */
#define SYSREF_PATTERN_NSHOT        0
#define SYSREF_PATTERN_CONTINUOUS   1
#define SYSREF_PATTERN_PRBS     2
#define SYSREF_PATTERN_STOP     3
 
/* Sysref NSHOT Mode
 * Use for adi,sysref-nshot-mode */
#define SYSREF_NSHOT_1_PULSE           1
#define SYSREF_NSHOT_2_PULSES          2
#define SYSREF_NSHOT_4_PULSES          3
#define SYSREF_NSHOT_6_PULSES          4
#define SYSREF_NSHOT_8_PULSES          5
 
/* Sysref Trigger Mode
 * Use for adi,sysref-request-trigger-mode */
#define SYSREF_LEVEL_HIGH              0
#define SYSREF_EDGE_RISING             2
#define SYSREF_EDGE_FALLING            3
 
/* Rpole2 resistor */
#define RPOLE2_900_OHM  0
#define RPOLE2_450_OHM  1
#define RPOLE2_300_OHM  2
#define RPOLE2_225_OHM  3
 
/* Rzero resistor */
#define RZERO_3250_OHM  0
#define RZERO_2750_OHM  1
#define RZERO_2250_OHM  2
#define RZERO_2100_OHM  3
#define RZERO_3000_OHM  4
#define RZERO_2500_OHM  5
#define RZERO_2000_OHM  6
#define RZERO_1850_OHM  7
 
/* Cpole1 capacitor */
#define CPOLE1_0_PF 0
#define CPOLE1_8_PF 1
#define CPOLE1_16_PF    2
#define CPOLE1_24_PF    3
#define CPOLE1_32_PF    5
#define CPOLE1_40_PF    6
#define CPOLE1_48_PF    7

struct ad9528_channel_spec {
    uint8_t  channel_num;
    uint8_t  sync_ignore_en;
    uint8_t  output_dis;
    uint8_t  driver_mode;
    uint8_t  signal_source;
    uint8_t  divider_phase;
    uint16_t channel_divider;
    int8_t   extended_name[16];
};
struct ad9528_channel_spec {…};

struct ad9528_platform_data {
    uint32_t vcxo_freq;
    uint8_t  spi3wire;

    uint8_t  refa_en;
    uint8_t  refb_en;

    uint8_t  refa_diff_rcv_en;
    uint8_t  refb_diff_rcv_en;
    uint8_t  osc_in_diff_en;
 
    /*
     * Valid if differential input disabled
     * if false defaults to pos input
     */
    uint8_t  refa_cmos_neg_inp_en;
    uint8_t  refb_cmos_neg_inp_en;
    uint8_t  osc_in_cmos_neg_inp_en;
 
    /* PLL1 Setting */
    uint16_t refa_r_div;
    uint16_t refb_r_div;
    uint16_t pll1_feedback_div;
    uint8_t  pll1_feedback_src_vcxo;
    uint16_t pll1_charge_pump_current_nA;
    uint8_t  pll1_bypass_en;
 
    /* Reference */
    uint8_t  ref_mode;
    uint8_t  sysref_src;
    uint8_t  sysref_pattern_mode;
    uint16_t sysref_k_div;
    uint8_t  sysref_nshot_mode;
    uint8_t  sysref_req_trigger_mode;
    bool     sysref_req_en;
 
    uint32_t jdev_max_sysref_freq;
    uint32_t jdev_desired_sysref_freq;
 
    /* PLL2 Setting */
    uint32_t pll2_charge_pump_current_nA;
    uint8_t  pll2_ndiv_a_cnt;
    uint8_t  pll2_ndiv_b_cnt;
    uint8_t  pll2_freq_doubler_en;
    uint8_t  pll2_r1_div;
    uint8_t  pll2_n2_div;
    uint8_t  pll2_vco_div_m1;
    bool     pll2_bypass_en;
 
    /* Loop Filter PLL2 */
    uint8_t  rpole2;
    uint8_t  rzero;
    uint8_t  cpole1;
    uint8_t  rzero_bypass_en;
 
    /* Output Channel Configuration */
    uint32_t num_channels;
    struct ad9528_channel_spec *channels;

    uint8_t  stat0_pin_func_sel;
    uint8_t  stat1_pin_func_sel;
};
struct ad9528_platform_data {…};
 
enum {
    AD9528_STAT_PLL1_LD,
    AD9528_STAT_PLL2_LD,
    AD9528_STAT_REFA,
    AD9528_STAT_REFB,
    AD9528_STAT_REFAB_MISSING,
    AD9528_STAT_VCXO,
    AD9528_STAT_PLL1_FB_CLK,
    AD9528_STAT_PLL2_FB_CLK,
    AD9528_SYNC,
};
 
enum {
    AD9528_VCO,
    AD9528_VCXO,
    AD9528_SYSREF,
    AD9528_NUM_CLK_SRC,
};
 
struct ad9528_state {
    uint32_t vco_out_freq[AD9528_NUM_CLK_SRC];
    uint32_t sysref_src_pll2;
};
struct ad9528_state {…};
 
struct ad9528_dev {
    /* SPI */
    struct no_os_spi_desc       *spi_desc;
    /* GPIO */
    struct no_os_gpio_desc      *gpio_resetb;
    struct no_os_gpio_desc      *sysref_req_gpio;
    /* Device Settings */
    struct ad9528_state         ad9528_st;
    struct ad9528_platform_data *pdata;
    /* CLK descriptors */
    struct no_os_clk_desc       **clk_desc;
 
    struct jesd204_dev          *jdev;
    uint32_t                    jdev_lmfc_lemc_rate;
    uint32_t                    jdev_lmfc_lemc_gcd;
};
struct ad9528_dev {…};
 
struct ad9528_init_param {
    /* SPI */
    struct no_os_spi_init_param  spi_init;
    /* GPIO */
    struct no_os_gpio_init_param *gpio_resetb;
    /* Device Settings */
    struct ad9528_platform_data  *pdata;
    bool                         export_no_os_clk;
};
struct ad9528_init_param {…};
 
/* Helpers to avoid excess line breaks */
#define AD_IFE(_pde, _a, _b) ((dev->pdata->_pde) ? _a : _b)
#define AD_IF(_pde, _a) AD_IFE(_pde, _a, 0)
 
int32_t ad9528_init(struct ad9528_init_param *init_param);
int32_t ad9528_setup(struct ad9528_dev **device,
             struct ad9528_init_param init_param);
int32_t ad9528_spi_read(struct ad9528_dev *dev,
            uint32_t reg_addr,
            uint32_t *reg_data);
int32_t ad9528_spi_write(struct ad9528_dev *dev,
             uint32_t reg_addr,
             uint32_t reg_data);
int32_t ad9528_spi_read_n(struct ad9528_dev *dev,
              uint32_t reg_addr,
              uint32_t *reg_data);
int32_t ad9528_spi_write_n(struct ad9528_dev *dev,
               uint32_t reg_addr,
               uint32_t reg_data);
int32_t ad9528_poll(struct ad9528_dev *dev,
            uint32_t reg_addr,
            uint32_t mask,
            uint32_t data);
int32_t ad9528_io_update(struct ad9528_dev *dev);
int32_t ad9528_sync(struct ad9528_dev *dev);
uint32_t ad9528_clk_round_rate(struct ad9528_dev *dev, uint32_t chan,
                   uint32_t rate);
int32_t ad9528_clk_set_rate(struct ad9528_dev *dev, uint32_t chan,
                uint32_t rate);
int32_t ad9528_reset(struct ad9528_dev *dev);
int32_t ad9528_remove(struct ad9528_dev *dev);
 
#endif // __AD9528_H__