![]() |
MAX32520 Peripheral Driver API
Peripheral Driver API for the MAX32520
|
Files | |
file | gpio_regs.h |
Data Structures | |
struct | mxc_gpio_regs_t |
Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module.
Individual I/O for each GPIO
struct mxc_gpio_regs_t |
Structure type to access the GPIO Registers.
Data Fields | |
__IO uint32_t | en0 |
__IO uint32_t | en0_set |
__IO uint32_t | en0_clr |
__IO uint32_t | out_en |
__IO uint32_t | out_en_set |
__IO uint32_t | out_en_clr |
__IO uint32_t | out |
__O uint32_t | out_set |
__O uint32_t | out_clr |
__I uint32_t | in |
__IO uint32_t | int_mod |
__IO uint32_t | int_pol |
__IO uint32_t | in_en |
__IO uint32_t | int_en |
__IO uint32_t | int_en_set |
__IO uint32_t | int_en_clr |
__I uint32_t | int_stat |
__IO uint32_t | int_clr |
__IO uint32_t | wake_en |
__IO uint32_t | wake_en_set |
__IO uint32_t | wake_en_clr |
__IO uint32_t | int_dual_edge |
__IO uint32_t | pdpu_sel0 |
__IO uint32_t | pdpu_sel1 |
__IO uint32_t | en1 |
__IO uint32_t | en1_set |
__IO uint32_t | en1_clr |
__IO uint32_t | ds_sel0 |
__IO uint32_t | ds_sel1 |
__IO uint32_t | pssel |
__IO uint32_t ds_sel0 |
0xB0:
GPIO DS_SEL0 Register
__IO uint32_t ds_sel1 |
0xB4:
GPIO DS_SEL1 Register
__IO uint32_t en0 |
0x00:
GPIO EN0 Register
__IO uint32_t en0_clr |
0x08:
GPIO EN0_CLR Register
__IO uint32_t en0_set |
0x04:
GPIO EN0_SET Register
__IO uint32_t en1 |
0x68:
GPIO EN1 Register
__IO uint32_t en1_clr |
0x70:
GPIO EN1_CLR Register
__IO uint32_t en1_set |
0x6C:
GPIO EN1_SET Register
__I uint32_t in |
0x24:
GPIO IN Register
__IO uint32_t in_en |
0x30:
GPIO IN_EN Register
__IO uint32_t int_clr |
0x48:
GPIO INT_CLR Register
__IO uint32_t int_dual_edge |
0x5C:
GPIO INT_DUAL_EDGE Register
__IO uint32_t int_en |
0x34:
GPIO INT_EN Register
__IO uint32_t int_en_clr |
0x3C:
GPIO INT_EN_CLR Register
__IO uint32_t int_en_set |
0x38:
GPIO INT_EN_SET Register
__IO uint32_t int_mod |
0x28:
GPIO INT_MOD Register
__IO uint32_t int_pol |
0x2C:
GPIO INT_POL Register
__I uint32_t int_stat |
0x40:
GPIO INT_STAT Register
__IO uint32_t out |
0x18:
GPIO OUT Register
__O uint32_t out_clr |
0x20:
GPIO OUT_CLR Register
__IO uint32_t out_en |
0x0C:
GPIO OUT_EN Register
__IO uint32_t out_en_clr |
0x14:
GPIO OUT_EN_CLR Register
__IO uint32_t out_en_set |
0x10:
GPIO OUT_EN_SET Register
__O uint32_t out_set |
0x1C:
GPIO OUT_SET Register
__IO uint32_t pdpu_sel0 |
0x60:
GPIO PDPU_SEL0 Register
__IO uint32_t pdpu_sel1 |
0x64:
GPIO PDPU_SEL1 Register
__IO uint32_t pssel |
0xB8:
GPIO PSSEL Register
__IO uint32_t wake_en |
0x4C:
GPIO WAKE_EN Register
__IO uint32_t wake_en_clr |
0x54:
GPIO WAKE_EN_CLR Register
__IO uint32_t wake_en_set |
0x50:
GPIO WAKE_EN_SET Register