|
#define | MXC_R_I2C_CN ((uint32_t)0x00000000UL) |
|
#define | MXC_R_I2C_ST ((uint32_t)0x00000004UL) |
|
#define | MXC_R_I2C_INT0 ((uint32_t)0x00000008UL) |
|
#define | MXC_R_I2C_INTEN0 ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_I2C_INT1 ((uint32_t)0x00000010UL) |
|
#define | MXC_R_I2C_INTEN1 ((uint32_t)0x00000014UL) |
|
#define | MXC_R_I2C_FIFO ((uint32_t)0x00000018UL) |
|
#define | MXC_R_I2C_RXCFG ((uint32_t)0x0000001CUL) |
|
#define | MXC_R_I2C_RX ((uint32_t)0x00000020UL) |
|
#define | MXC_R_I2C_TXCFG ((uint32_t)0x00000024UL) |
|
#define | MXC_R_I2C_TX ((uint32_t)0x00000028UL) |
|
#define | MXC_R_I2C_DATA ((uint32_t)0x0000002CUL) |
|
#define | MXC_R_I2C_MCN ((uint32_t)0x00000030UL) |
|
#define | MXC_R_I2C_CKL ((uint32_t)0x00000034UL) |
|
#define | MXC_R_I2C_CKH ((uint32_t)0x00000038UL) |
|
#define | MXC_R_I2C_TO ((uint32_t)0x00000040UL) |
|
#define | MXC_R_I2C_DMA ((uint32_t)0x00000048UL) |
|
#define | MXC_R_I2C_SLA ((uint32_t)0x0000004CUL) |
|
#define | MXC_F_I2C_CN_I2CEN_POS 0 |
|
#define | MXC_F_I2C_CN_I2CEN ((uint32_t)(0x1UL << MXC_F_I2C_CN_I2CEN_POS)) |
|
#define | MXC_F_I2C_CN_MST_POS 1 |
|
#define | MXC_F_I2C_CN_MST ((uint32_t)(0x1UL << MXC_F_I2C_CN_MST_POS)) |
|
#define | MXC_F_I2C_CN_GCEN_POS 2 |
|
#define | MXC_F_I2C_CN_GCEN ((uint32_t)(0x1UL << MXC_F_I2C_CN_GCEN_POS)) |
|
#define | MXC_F_I2C_CN_IRXM_POS 3 |
|
#define | MXC_F_I2C_CN_IRXM ((uint32_t)(0x1UL << MXC_F_I2C_CN_IRXM_POS)) |
|
#define | MXC_F_I2C_CN_ACK_POS 4 |
|
#define | MXC_F_I2C_CN_ACK ((uint32_t)(0x1UL << MXC_F_I2C_CN_ACK_POS)) |
|
#define | MXC_F_I2C_CN_SCLO_POS 6 |
|
#define | MXC_F_I2C_CN_SCLO ((uint32_t)(0x1UL << MXC_F_I2C_CN_SCLO_POS)) |
|
#define | MXC_F_I2C_CN_SDAO_POS 7 |
|
#define | MXC_F_I2C_CN_SDAO ((uint32_t)(0x1UL << MXC_F_I2C_CN_SDAO_POS)) |
|
#define | MXC_F_I2C_CN_SCL_POS 8 |
|
#define | MXC_F_I2C_CN_SCL ((uint32_t)(0x1UL << MXC_F_I2C_CN_SCL_POS)) |
|
#define | MXC_F_I2C_CN_SDA_POS 9 |
|
#define | MXC_F_I2C_CN_SDA ((uint32_t)(0x1UL << MXC_F_I2C_CN_SDA_POS)) |
|
#define | MXC_F_I2C_CN_SWOE_POS 10 |
|
#define | MXC_F_I2C_CN_SWOE ((uint32_t)(0x1UL << MXC_F_I2C_CN_SWOE_POS)) |
|
#define | MXC_F_I2C_CN_READ_POS 11 |
|
#define | MXC_F_I2C_CN_READ ((uint32_t)(0x1UL << MXC_F_I2C_CN_READ_POS)) |
|
#define | MXC_F_I2C_CN_SCLSTRD_POS 12 |
|
#define | MXC_F_I2C_CN_SCLSTRD ((uint32_t)(0x1UL << MXC_F_I2C_CN_SCLSTRD_POS)) |
|
#define | MXC_F_I2C_CN_SCLPPM_POS 13 |
|
#define | MXC_F_I2C_CN_SCLPPM ((uint32_t)(0x1UL << MXC_F_I2C_CN_SCLPPM_POS)) |
|
#define | MXC_F_I2C_ST_BUS_POS 0 |
|
#define | MXC_F_I2C_ST_BUS ((uint32_t)(0x1UL << MXC_F_I2C_ST_BUS_POS)) |
|
#define | MXC_F_I2C_ST_RXE_POS 1 |
|
#define | MXC_F_I2C_ST_RXE ((uint32_t)(0x1UL << MXC_F_I2C_ST_RXE_POS)) |
|
#define | MXC_F_I2C_ST_RXF_POS 2 |
|
#define | MXC_F_I2C_ST_RXF ((uint32_t)(0x1UL << MXC_F_I2C_ST_RXF_POS)) |
|
#define | MXC_F_I2C_ST_TXE_POS 3 |
|
#define | MXC_F_I2C_ST_TXE ((uint32_t)(0x1UL << MXC_F_I2C_ST_TXE_POS)) |
|
#define | MXC_F_I2C_ST_TXF_POS 4 |
|
#define | MXC_F_I2C_ST_TXF ((uint32_t)(0x1UL << MXC_F_I2C_ST_TXF_POS)) |
|
#define | MXC_F_I2C_ST_CKMD_POS 5 |
|
#define | MXC_F_I2C_ST_CKMD ((uint32_t)(0x1UL << MXC_F_I2C_ST_CKMD_POS)) |
|
#define | MXC_F_I2C_ST_ST_POS 8 |
|
#define | MXC_F_I2C_ST_ST ((uint32_t)(0xFUL << MXC_F_I2C_ST_ST_POS)) |
|
#define | MXC_F_I2C_INT0_DONEI_POS 0 |
|
#define | MXC_F_I2C_INT0_DONEI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_DONEI_POS)) |
|
#define | MXC_F_I2C_INT0_IRXMI_POS 1 |
|
#define | MXC_F_I2C_INT0_IRXMI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_IRXMI_POS)) |
|
#define | MXC_F_I2C_INT0_GCI_POS 2 |
|
#define | MXC_F_I2C_INT0_GCI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_GCI_POS)) |
|
#define | MXC_F_I2C_INT0_AMI_POS 3 |
|
#define | MXC_F_I2C_INT0_AMI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_AMI_POS)) |
|
#define | MXC_F_I2C_INT0_RXTHI_POS 4 |
|
#define | MXC_F_I2C_INT0_RXTHI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_RXTHI_POS)) |
|
#define | MXC_F_I2C_INT0_TXTHI_POS 5 |
|
#define | MXC_F_I2C_INT0_TXTHI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_TXTHI_POS)) |
|
#define | MXC_F_I2C_INT0_STOPI_POS 6 |
|
#define | MXC_F_I2C_INT0_STOPI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_STOPI_POS)) |
|
#define | MXC_F_I2C_INT0_ADRACKI_POS 7 |
|
#define | MXC_F_I2C_INT0_ADRACKI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_ADRACKI_POS)) |
|
#define | MXC_F_I2C_INT0_ARBERI_POS 8 |
|
#define | MXC_F_I2C_INT0_ARBERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_ARBERI_POS)) |
|
#define | MXC_F_I2C_INT0_TOERI_POS 9 |
|
#define | MXC_F_I2C_INT0_TOERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_TOERI_POS)) |
|
#define | MXC_F_I2C_INT0_ADRERI_POS 10 |
|
#define | MXC_F_I2C_INT0_ADRERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_ADRERI_POS)) |
|
#define | MXC_F_I2C_INT0_DATERI_POS 11 |
|
#define | MXC_F_I2C_INT0_DATERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_DATERI_POS)) |
|
#define | MXC_F_I2C_INT0_DNRERI_POS 12 |
|
#define | MXC_F_I2C_INT0_DNRERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_DNRERI_POS)) |
|
#define | MXC_F_I2C_INT0_STRTERI_POS 13 |
|
#define | MXC_F_I2C_INT0_STRTERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_STRTERI_POS)) |
|
#define | MXC_F_I2C_INT0_STOPERI_POS 14 |
|
#define | MXC_F_I2C_INT0_STOPERI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_STOPERI_POS)) |
|
#define | MXC_F_I2C_INT0_TXLOI_POS 15 |
|
#define | MXC_F_I2C_INT0_TXLOI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_TXLOI_POS)) |
|
#define | MXC_F_I2C_INT0_RDAMI_POS 22 |
|
#define | MXC_F_I2C_INT0_RDAMI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_RDAMI_POS)) |
|
#define | MXC_F_I2C_INT0_WRAMI_POS 23 |
|
#define | MXC_F_I2C_INT0_WRAMI ((uint32_t)(0x1UL << MXC_F_I2C_INT0_WRAMI_POS)) |
|
#define | MXC_F_I2C_INTEN0_DONEIE_POS 0 |
|
#define | MXC_F_I2C_INTEN0_DONEIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_DONEIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_IRXMIE_POS 1 |
|
#define | MXC_F_I2C_INTEN0_IRXMIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_IRXMIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_GCIE_POS 2 |
|
#define | MXC_F_I2C_INTEN0_GCIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_GCIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_AMIE_POS 3 |
|
#define | MXC_F_I2C_INTEN0_AMIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_AMIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_RXTHIE_POS 4 |
|
#define | MXC_F_I2C_INTEN0_RXTHIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_RXTHIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_TXTHIE_POS 5 |
|
#define | MXC_F_I2C_INTEN0_TXTHIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_TXTHIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_STOPIE_POS 6 |
|
#define | MXC_F_I2C_INTEN0_STOPIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_STOPIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_ADRACKIE_POS 7 |
|
#define | MXC_F_I2C_INTEN0_ADRACKIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_ADRACKIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_ARBERIE_POS 8 |
|
#define | MXC_F_I2C_INTEN0_ARBERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_ARBERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_TOERIE_POS 9 |
|
#define | MXC_F_I2C_INTEN0_TOERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_TOERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_ADRERIE_POS 10 |
|
#define | MXC_F_I2C_INTEN0_ADRERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_ADRERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_DATERIE_POS 11 |
|
#define | MXC_F_I2C_INTEN0_DATERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_DATERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_DNRERIE_POS 12 |
|
#define | MXC_F_I2C_INTEN0_DNRERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_DNRERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_STRTERIE_POS 13 |
|
#define | MXC_F_I2C_INTEN0_STRTERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_STRTERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_STOPERIE_POS 14 |
|
#define | MXC_F_I2C_INTEN0_STOPERIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_STOPERIE_POS)) |
|
#define | MXC_F_I2C_INTEN0_TXLOIE_POS 15 |
|
#define | MXC_F_I2C_INTEN0_TXLOIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN0_TXLOIE_POS)) |
|
#define | MXC_F_I2C_INT1_RXOFI_POS 0 |
|
#define | MXC_F_I2C_INT1_RXOFI ((uint32_t)(0x1UL << MXC_F_I2C_INT1_RXOFI_POS)) |
|
#define | MXC_F_I2C_INT1_TXUFI_POS 1 |
|
#define | MXC_F_I2C_INT1_TXUFI ((uint32_t)(0x1UL << MXC_F_I2C_INT1_TXUFI_POS)) |
|
#define | MXC_F_I2C_INTEN1_RXOFIE_POS 0 |
|
#define | MXC_F_I2C_INTEN1_RXOFIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN1_RXOFIE_POS)) |
|
#define | MXC_F_I2C_INTEN1_TXUFIE_POS 1 |
|
#define | MXC_F_I2C_INTEN1_TXUFIE ((uint32_t)(0x1UL << MXC_F_I2C_INTEN1_TXUFIE_POS)) |
|
#define | MXC_F_I2C_FIFO_RXLEN_POS 0 |
|
#define | MXC_F_I2C_FIFO_RXLEN ((uint32_t)(0xFFUL << MXC_F_I2C_FIFO_RXLEN_POS)) |
|
#define | MXC_F_I2C_FIFO_TXLEN_POS 8 |
|
#define | MXC_F_I2C_FIFO_TXLEN ((uint32_t)(0xFFUL << MXC_F_I2C_FIFO_TXLEN_POS)) |
|
#define | MXC_F_I2C_RXCFG_DNR_POS 0 |
|
#define | MXC_F_I2C_RXCFG_DNR ((uint32_t)(0x1UL << MXC_F_I2C_RXCFG_DNR_POS)) |
|
#define | MXC_F_I2C_RXCFG_RXFSH_POS 7 |
|
#define | MXC_F_I2C_RXCFG_RXFSH ((uint32_t)(0x1UL << MXC_F_I2C_RXCFG_RXFSH_POS)) |
|
#define | MXC_F_I2C_RXCFG_RXTH_POS 8 |
|
#define | MXC_F_I2C_RXCFG_RXTH ((uint32_t)(0xFUL << MXC_F_I2C_RXCFG_RXTH_POS)) |
|
#define | MXC_F_I2C_RX_RXCNT_POS 0 |
|
#define | MXC_F_I2C_RX_RXCNT ((uint32_t)(0xFFUL << MXC_F_I2C_RX_RXCNT_POS)) |
|
#define | MXC_F_I2C_RX_RXFIFO_POS 8 |
|
#define | MXC_F_I2C_RX_RXFIFO ((uint32_t)(0xFUL << MXC_F_I2C_RX_RXFIFO_POS)) |
|
#define | MXC_F_I2C_TXCFG_TXPRELD_POS 0 |
|
#define | MXC_F_I2C_TXCFG_TXPRELD ((uint32_t)(0x1UL << MXC_F_I2C_TXCFG_TXPRELD_POS)) |
|
#define | MXC_F_I2C_TXCFG_TXRDYMMODE_POS 1 |
|
#define | MXC_F_I2C_TXCFG_TXRDYMMODE ((uint32_t)(0x1UL << MXC_F_I2C_TXCFG_TXRDYMMODE_POS)) |
|
#define | MXC_F_I2C_TXCFG_TXFSH_POS 7 |
|
#define | MXC_F_I2C_TXCFG_TXFSH ((uint32_t)(0x1UL << MXC_F_I2C_TXCFG_TXFSH_POS)) |
|
#define | MXC_F_I2C_TXCFG_TXTH_POS 8 |
|
#define | MXC_F_I2C_TXCFG_TXTH ((uint32_t)(0xFUL << MXC_F_I2C_TXCFG_TXTH_POS)) |
|
#define | MXC_F_I2C_TX_TXRDY_POS 0 |
|
#define | MXC_F_I2C_TX_TXRDY ((uint32_t)(0x1UL << MXC_F_I2C_TX_TXRDY_POS)) |
|
#define | MXC_F_I2C_TX_TXLAST_POS 1 |
|
#define | MXC_F_I2C_TX_TXLAST ((uint32_t)(0x1UL << MXC_F_I2C_TX_TXLAST_POS)) |
|
#define | MXC_F_I2C_TX_TXFIFO_POS 8 |
|
#define | MXC_F_I2C_TX_TXFIFO ((uint32_t)(0xFUL << MXC_F_I2C_TX_TXFIFO_POS)) |
|
#define | MXC_F_I2C_DATA_DATA_POS 0 |
|
#define | MXC_F_I2C_DATA_DATA ((uint32_t)(0xFFUL << MXC_F_I2C_DATA_DATA_POS)) |
|
#define | MXC_F_I2C_MCN_START_POS 0 |
|
#define | MXC_F_I2C_MCN_START ((uint32_t)(0x1UL << MXC_F_I2C_MCN_START_POS)) |
|
#define | MXC_F_I2C_MCN_RESTART_POS 1 |
|
#define | MXC_F_I2C_MCN_RESTART ((uint32_t)(0x1UL << MXC_F_I2C_MCN_RESTART_POS)) |
|
#define | MXC_F_I2C_MCN_STOP_POS 2 |
|
#define | MXC_F_I2C_MCN_STOP ((uint32_t)(0x1UL << MXC_F_I2C_MCN_STOP_POS)) |
|
#define | MXC_F_I2C_MCN_SEA_POS 7 |
|
#define | MXC_F_I2C_MCN_SEA ((uint32_t)(0x1UL << MXC_F_I2C_MCN_SEA_POS)) |
|
#define | MXC_F_I2C_CKL_CKL_POS 0 |
|
#define | MXC_F_I2C_CKL_CKL ((uint32_t)(0x1FFUL << MXC_F_I2C_CKL_CKL_POS)) |
|
#define | MXC_F_I2C_CKH_CKH_POS 0 |
|
#define | MXC_F_I2C_CKH_CKH ((uint32_t)(0x1FFUL << MXC_F_I2C_CKH_CKH_POS)) |
|
#define | MXC_F_I2C_TO_TO_POS 0 |
|
#define | MXC_F_I2C_TO_TO ((uint32_t)(0xFFFFUL << MXC_F_I2C_TO_TO_POS)) |
|
#define | MXC_F_I2C_DMA_TXEN_POS 0 |
|
#define | MXC_F_I2C_DMA_TXEN ((uint32_t)(0x1UL << MXC_F_I2C_DMA_TXEN_POS)) |
|
#define | MXC_F_I2C_DMA_RXEN_POS 1 |
|
#define | MXC_F_I2C_DMA_RXEN ((uint32_t)(0x1UL << MXC_F_I2C_DMA_RXEN_POS)) |
|
#define | MXC_F_I2C_SLA_SLA_POS 0 |
|
#define | MXC_F_I2C_SLA_SLA ((uint32_t)(0x3FFUL << MXC_F_I2C_SLA_SLA_POS)) |
|
#define | MXC_V_I2C_SLA_SLA_DIS ((uint32_t)0x0UL) |
|
#define | MXC_S_I2C_SLA_SLA_DIS (MXC_V_I2C_SLA_SLA_DIS << MXC_F_I2C_SLA_SLA_POS) |
|
#define | MXC_V_I2C_SLA_SLA_EN ((uint32_t)0x1UL) |
|
#define | MXC_S_I2C_SLA_SLA_EN (MXC_V_I2C_SLA_SLA_EN << MXC_F_I2C_SLA_SLA_POS) |
|
#define | MXC_F_I2C_SLA_EA_POS 15 |
|
#define | MXC_F_I2C_SLA_EA ((uint32_t)(0x1UL << MXC_F_I2C_SLA_EA_POS)) |
|