|
#define | MXC_R_SPIXFC_CTRL0 ((uint32_t)0x00000000UL) |
|
#define | MXC_R_SPIXFC_SSPOL ((uint32_t)0x00000004UL) |
|
#define | MXC_R_SPIXFC_CTRL1 ((uint32_t)0x00000008UL) |
|
#define | MXC_R_SPIXFC_CTRL2 ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_SPIXFC_CTRL3 ((uint32_t)0x00000010UL) |
|
#define | MXC_R_SPIXFC_INTFL ((uint32_t)0x00000014UL) |
|
#define | MXC_R_SPIXFC_INTEN ((uint32_t)0x00000018UL) |
|
#define | MXC_R_SPIXFC_SIMPLE_HEADER ((uint32_t)0x0000001CUL) |
|
#define | MXC_F_SPIXFC_CTRL0_SSEL_POS 0 |
|
#define | MXC_F_SPIXFC_CTRL0_SSEL ((uint32_t)(0x7UL << MXC_F_SPIXFC_CTRL0_SSEL_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_SSEL_SLAVE_0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSEL_SLAVE_0 (MXC_V_SPIXFC_CTRL0_SSEL_SLAVE_0 << MXC_F_SPIXFC_CTRL0_SSEL_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSEL_SLAVE_1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSEL_SLAVE_1 (MXC_V_SPIXFC_CTRL0_SSEL_SLAVE_1 << MXC_F_SPIXFC_CTRL0_SSEL_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_THREE_WIRE_POS 3 |
|
#define | MXC_F_SPIXFC_CTRL0_THREE_WIRE ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL0_THREE_WIRE_POS)) |
|
#define | MXC_F_SPIXFC_CTRL0_MODE_POS 4 |
|
#define | MXC_F_SPIXFC_CTRL0_MODE ((uint32_t)(0x3UL << MXC_F_SPIXFC_CTRL0_MODE_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_MODE_SPI_MODE_0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_MODE_SPI_MODE_0 (MXC_V_SPIXFC_CTRL0_MODE_SPI_MODE_0 << MXC_F_SPIXFC_CTRL0_MODE_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_MODE_SPI_MODE_3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL0_MODE_SPI_MODE_3 (MXC_V_SPIXFC_CTRL0_MODE_SPI_MODE_3 << MXC_F_SPIXFC_CTRL0_MODE_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_PGSZ_POS 6 |
|
#define | MXC_F_SPIXFC_CTRL0_PGSZ ((uint32_t)(0x3UL << MXC_F_SPIXFC_CTRL0_PGSZ_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_PGSZ_4_BYTES ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_PGSZ_4_BYTES (MXC_V_SPIXFC_CTRL0_PGSZ_4_BYTES << MXC_F_SPIXFC_CTRL0_PGSZ_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_PGSZ_8_BYTES ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL0_PGSZ_8_BYTES (MXC_V_SPIXFC_CTRL0_PGSZ_8_BYTES << MXC_F_SPIXFC_CTRL0_PGSZ_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_PGSZ_16_BYTES ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL0_PGSZ_16_BYTES (MXC_V_SPIXFC_CTRL0_PGSZ_16_BYTES << MXC_F_SPIXFC_CTRL0_PGSZ_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_PGSZ_32_BYTES ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL0_PGSZ_32_BYTES (MXC_V_SPIXFC_CTRL0_PGSZ_32_BYTES << MXC_F_SPIXFC_CTRL0_PGSZ_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_HICLK_POS 8 |
|
#define | MXC_F_SPIXFC_CTRL0_HICLK ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL0_HICLK_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_HICLK_16_SCLK ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_HICLK_16_SCLK (MXC_V_SPIXFC_CTRL0_HICLK_16_SCLK << MXC_F_SPIXFC_CTRL0_HICLK_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_LOCLK_POS 12 |
|
#define | MXC_F_SPIXFC_CTRL0_LOCLK ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL0_LOCLK_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_LOCLK_16_SCLK ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_LOCLK_16_SCLK (MXC_V_SPIXFC_CTRL0_LOCLK_16_SCLK << MXC_F_SPIXFC_CTRL0_LOCLK_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_SSACT_POS 16 |
|
#define | MXC_F_SPIXFC_CTRL0_SSACT ((uint32_t)(0x3UL << MXC_F_SPIXFC_CTRL0_SSACT_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_SSACT_0_CLKS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSACT_0_CLKS (MXC_V_SPIXFC_CTRL0_SSACT_0_CLKS << MXC_F_SPIXFC_CTRL0_SSACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSACT_2_CLKS ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSACT_2_CLKS (MXC_V_SPIXFC_CTRL0_SSACT_2_CLKS << MXC_F_SPIXFC_CTRL0_SSACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSACT_4_CLKS ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSACT_4_CLKS (MXC_V_SPIXFC_CTRL0_SSACT_4_CLKS << MXC_F_SPIXFC_CTRL0_SSACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSACT_8_CLKS ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSACT_8_CLKS (MXC_V_SPIXFC_CTRL0_SSACT_8_CLKS << MXC_F_SPIXFC_CTRL0_SSACT_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_SSIACT_POS 18 |
|
#define | MXC_F_SPIXFC_CTRL0_SSIACT ((uint32_t)(0x3UL << MXC_F_SPIXFC_CTRL0_SSIACT_POS)) |
|
#define | MXC_V_SPIXFC_CTRL0_SSIACT_4_CLKS ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSIACT_4_CLKS (MXC_V_SPIXFC_CTRL0_SSIACT_4_CLKS << MXC_F_SPIXFC_CTRL0_SSIACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSIACT_6_CLKS ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSIACT_6_CLKS (MXC_V_SPIXFC_CTRL0_SSIACT_6_CLKS << MXC_F_SPIXFC_CTRL0_SSIACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSIACT_8_CLKS ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSIACT_8_CLKS (MXC_V_SPIXFC_CTRL0_SSIACT_8_CLKS << MXC_F_SPIXFC_CTRL0_SSIACT_POS) |
|
#define | MXC_V_SPIXFC_CTRL0_SSIACT_12_CLKS ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL0_SSIACT_12_CLKS (MXC_V_SPIXFC_CTRL0_SSIACT_12_CLKS << MXC_F_SPIXFC_CTRL0_SSIACT_POS) |
|
#define | MXC_F_SPIXFC_CTRL0_IOSMPL_POS 20 |
|
#define | MXC_F_SPIXFC_CTRL0_IOSMPL ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL0_IOSMPL_POS)) |
|
#define | MXC_F_SPIXFC_SSPOL_SS_POL_POS 0 |
|
#define | MXC_F_SPIXFC_SSPOL_SS_POL ((uint32_t)(0x1UL << MXC_F_SPIXFC_SSPOL_SS_POL_POS)) |
|
#define | MXC_F_SPIXFC_SSPOL_FC_POL_POS 8 |
|
#define | MXC_F_SPIXFC_SSPOL_FC_POL ((uint32_t)(0x1UL << MXC_F_SPIXFC_SSPOL_FC_POL_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_EN_POS 0 |
|
#define | MXC_F_SPIXFC_CTRL1_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_EN_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_TX_FIFO_EN_POS 1 |
|
#define | MXC_F_SPIXFC_CTRL1_TX_FIFO_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_TX_FIFO_EN_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_RX_FIFO_EN_POS 2 |
|
#define | MXC_F_SPIXFC_CTRL1_RX_FIFO_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_RX_FIFO_EN_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_BBMODE_POS 3 |
|
#define | MXC_F_SPIXFC_CTRL1_BBMODE ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_BBMODE_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SSDR_POS 4 |
|
#define | MXC_F_SPIXFC_CTRL1_SSDR ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SSDR_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_FCDR_POS 5 |
|
#define | MXC_F_SPIXFC_CTRL1_FCDR ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_FCDR_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SCLKDR_POS 6 |
|
#define | MXC_F_SPIXFC_CTRL1_SCLKDR ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SCLKDR_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS 8 |
|
#define | MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS)) |
|
#define | MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO0 (MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO0 << MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO1 (MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO1 << MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO2 (MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO2 << MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO3 (MXC_V_SPIXFC_CTRL1_SDIO_DATA_IN_SDIO3 << MXC_F_SPIXFC_CTRL1_SDIO_DATA_IN_POS) |
|
#define | MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS 12 |
|
#define | MXC_F_SPIXFC_CTRL1_BB_DATA_OUT ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS)) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_SDIO0 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO0 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_SDIO1 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO1 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_SDIO2 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO2 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_SDIO3 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_SDIO3 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_POS) |
|
#define | MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS 16 |
|
#define | MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS)) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO0 ((uint32_t)0x0UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO0 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO0 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO1 ((uint32_t)0x1UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO1 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO1 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO2 ((uint32_t)0x2UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO2 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO2 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS) |
|
#define | MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO3 ((uint32_t)0x3UL) |
|
#define | MXC_S_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO3 (MXC_V_SPIXFC_CTRL1_BB_DATA_OUT_EN_SDIO3 << MXC_F_SPIXFC_CTRL1_BB_DATA_OUT_EN_POS) |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE_POS 20 |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SIMPLE_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE_RX_POS 21 |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE_RX ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SIMPLE_RX_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE_SS_POS 22 |
|
#define | MXC_F_SPIXFC_CTRL1_SIMPLE_SS ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SIMPLE_SS_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SCLK_FB_POS 24 |
|
#define | MXC_F_SPIXFC_CTRL1_SCLK_FB ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SCLK_FB_POS)) |
|
#define | MXC_F_SPIXFC_CTRL1_SCLK_FB_INV_POS 25 |
|
#define | MXC_F_SPIXFC_CTRL1_SCLK_FB_INV ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL1_SCLK_FB_INV_POS)) |
|
#define | MXC_F_SPIXFC_CTRL2_TX_AE_LVL_POS 0 |
|
#define | MXC_F_SPIXFC_CTRL2_TX_AE_LVL ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL2_TX_AE_LVL_POS)) |
|
#define | MXC_F_SPIXFC_CTRL2_TX_CNT_POS 8 |
|
#define | MXC_F_SPIXFC_CTRL2_TX_CNT ((uint32_t)(0x1FUL << MXC_F_SPIXFC_CTRL2_TX_CNT_POS)) |
|
#define | MXC_F_SPIXFC_CTRL2_RX_AF_LVL_POS 16 |
|
#define | MXC_F_SPIXFC_CTRL2_RX_AF_LVL ((uint32_t)(0x1FUL << MXC_F_SPIXFC_CTRL2_RX_AF_LVL_POS)) |
|
#define | MXC_F_SPIXFC_CTRL2_RX_CNT_POS 24 |
|
#define | MXC_F_SPIXFC_CTRL2_RX_CNT ((uint32_t)(0x3FUL << MXC_F_SPIXFC_CTRL2_RX_CNT_POS)) |
|
#define | MXC_F_SPIXFC_CTRL3_SAMPLE_POS 0 |
|
#define | MXC_F_SPIXFC_CTRL3_SAMPLE ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL3_SAMPLE_POS)) |
|
#define | MXC_F_SPIXFC_CTRL3_MISO_FC_EN_POS 1 |
|
#define | MXC_F_SPIXFC_CTRL3_MISO_FC_EN ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL3_MISO_FC_EN_POS)) |
|
#define | MXC_F_SPIXFC_CTRL3_SDIO_OUT_POS 4 |
|
#define | MXC_F_SPIXFC_CTRL3_SDIO_OUT ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL3_SDIO_OUT_POS)) |
|
#define | MXC_F_SPIXFC_CTRL3_SDIO_OUT_EN_POS 8 |
|
#define | MXC_F_SPIXFC_CTRL3_SDIO_OUT_EN ((uint32_t)(0xFUL << MXC_F_SPIXFC_CTRL3_SDIO_OUT_EN_POS)) |
|
#define | MXC_F_SPIXFC_CTRL3_SCLKINH3_POS 16 |
|
#define | MXC_F_SPIXFC_CTRL3_SCLKINH3 ((uint32_t)(0x1UL << MXC_F_SPIXFC_CTRL3_SCLKINH3_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_STALLED_POS 0 |
|
#define | MXC_F_SPIXFC_INTFL_TX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_STALLED_POS 1 |
|
#define | MXC_F_SPIXFC_INTFL_RX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_RDY_POS 2 |
|
#define | MXC_F_SPIXFC_INTFL_TX_RDY ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_RDY_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_DONE_POS 3 |
|
#define | MXC_F_SPIXFC_INTFL_RX_DONE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_DONE_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_TX_FIFO_AE_POS 4 |
|
#define | MXC_F_SPIXFC_INTFL_TX_FIFO_AE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_TX_FIFO_AE_POS)) |
|
#define | MXC_F_SPIXFC_INTFL_RX_FIFO_AF_POS 5 |
|
#define | MXC_F_SPIXFC_INTFL_RX_FIFO_AF ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTFL_RX_FIFO_AF_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_STALLED_POS 0 |
|
#define | MXC_F_SPIXFC_INTEN_TX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_STALLED_POS 1 |
|
#define | MXC_F_SPIXFC_INTEN_RX_STALLED ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_STALLED_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_RDY_POS 2 |
|
#define | MXC_F_SPIXFC_INTEN_TX_RDY ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_RDY_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_DONE_POS 3 |
|
#define | MXC_F_SPIXFC_INTEN_RX_DONE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_DONE_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_TX_FIFO_AE_POS 4 |
|
#define | MXC_F_SPIXFC_INTEN_TX_FIFO_AE ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_TX_FIFO_AE_POS)) |
|
#define | MXC_F_SPIXFC_INTEN_RX_FIFO_AF_POS 5 |
|
#define | MXC_F_SPIXFC_INTEN_RX_FIFO_AF ((uint32_t)(0x1UL << MXC_F_SPIXFC_INTEN_RX_FIFO_AF_POS)) |
|
#define | MXC_F_SPIXFC_SIMPLE_HEADER_TX_BIDIR_POS 0 |
|
#define | MXC_F_SPIXFC_SIMPLE_HEADER_TX_BIDIR ((uint32_t)(0x3FFFUL << MXC_F_SPIXFC_SIMPLE_HEADER_TX_BIDIR_POS)) |
|
#define | MXC_F_SPIXFC_SIMPLE_HEADER_RX_ONLY_POS 16 |
|
#define | MXC_F_SPIXFC_SIMPLE_HEADER_RX_ONLY ((uint32_t)(0x3FFFUL << MXC_F_SPIXFC_SIMPLE_HEADER_RX_ONLY_POS)) |
|