no-OS
Loading...
Searching...
No Matches
parameters.h File Reference
#include <stdbool.h>
#include "no_os_spi.h"
#include "maxim_spi.h"
#include "no_os_gpio.h"
#include "maxim_gpio.h"
#include "no_os_uart.h"
#include "maxim_uart.h"
#include "maxim_usb_uart.h"
#include "maxim_gpio_irq.h"
#include "maxim_timer.h"
#include "maxim_irq.h"
Include dependency graph for parameters.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define HEARTBEAT_TIMER_ID   0
 
#define HEARTBEAT_TIMER_FREQ   1000000
 
#define HEARTBEAT_TIMER_TICKS_COUNT   16000
 
#define HEARTBEAT_TIMER_OPS   &max_timer_ops
 
#define HEARTBEAT_TIMER_EXTRA   NULL
 
#define LED_CTRL_PORT   0
 
#define LED_CTRL_NUMBER   9
 
#define LED_CTRL_PULL   NO_OS_PULL_NONE
 
#define LED_CTRL_OPS   &max_gpio_ops
 
#define LED_CTRL_EXTRA   &max_gpio_extra
 
#define AFE_CTRL_PORT   0
 
#define AFE_CTRL_NUMBER   10
 
#define AFE_CTRL_PULL   NO_OS_PULL_NONE
 
#define AFE_CTRL_OPS   &max_gpio_ops
 
#define AFE_CTRL_EXTRA   &max_gpio_extra
 
#define GATE_CTRL_Q4_PORT   0
 
#define GATE_CTRL_Q4_NUMBER   19
 
#define GATE_CTRL_Q4_PULL   NO_OS_PULL_NONE
 
#define GATE_CTRL_Q4_OPS   &max_gpio_ops
 
#define GATE_CTRL_Q4_EXTRA   &max_gpio_extra
 
#define GATE_CTRL_Q3_PORT   0
 
#define GATE_CTRL_Q3_NUMBER   18
 
#define GATE_CTRL_Q3_PULL   NO_OS_PULL_NONE
 
#define GATE_CTRL_Q3_OPS   &max_gpio_ops
 
#define GATE_CTRL_Q3_EXTRA   &max_gpio_extra
 
#define GATE_CTRL_Q2_PORT   0
 
#define GATE_CTRL_Q2_NUMBER   17
 
#define GATE_CTRL_Q2_PULL   NO_OS_PULL_NONE
 
#define GATE_CTRL_Q2_OPS   &max_gpio_ops
 
#define GATE_CTRL_Q2_EXTRA   &max_gpio_extra
 
#define GATE_CTRL_Q1_PORT   0
 
#define GATE_CTRL_Q1_NUMBER   16
 
#define GATE_CTRL_Q1_PULL   NO_OS_PULL_NONE
 
#define GATE_CTRL_Q1_OPS   &max_gpio_ops
 
#define GATE_CTRL_Q1_EXTRA   &max_gpio_extra
 
#define GP3_PORT   0
 
#define GP3_NUMBER   4
 
#define GP3_PULL   NO_OS_PULL_NONE
 
#define GP3_OPS   &max_gpio_ops
 
#define GP3_EXTRA   &max_gpio_extra
 
#define DATA_SWSS_PORT   0
 
#define DATA_SWSS_NUMBER   21
 
#define DATA_SWSS_PULL   NO_OS_PULL_NONE
 
#define DATA_SWSS_OPS   &max_gpio_ops
 
#define DATA_SWSS_EXTRA   &max_gpio_extra
 
#define DATA_SPI_DEVICE_ID   2
 
#define DATA_SPI_SPEED   10000000 /* 10 Mhz */
 
#define DATA_SPI_SS   0
 
#define DATA_SPI_MODE   NO_OS_SPI_MODE_3
 
#define DATA_SPI_BIT_ORDER   NO_OS_SPI_BIT_ORDER_MSB_FIRST
 
#define DATA_SPI_LANES   NO_OS_SPI_SINGLE_LANE
 
#define DATA_SPI_OPS   &max_spi_ops
 
#define DATA_SPI_EXTRA   &data_spi_extra
 
#define CFG_SWSS_PORT   0
 
#define CFG_SWSS_NUMBER   20
 
#define CFG_SWSS_PULL   NO_OS_PULL_NONE
 
#define CFG_SWSS_OPS   &max_gpio_ops
 
#define CFG_SWSS_EXTRA   &max_gpio_extra
 
#define CFG_SPI_DEVICE_ID   2
 
#define CFG_SPI_SPEED   10000000 /* 10 Mhz */
 
#define CFG_SPI_SS   0
 
#define CFG_SPI_MODE   NO_OS_SPI_MODE_3
 
#define CFG_SPI_BIT_ORDER   NO_OS_SPI_BIT_ORDER_MSB_FIRST
 
#define CFG_SPI_LANES   NO_OS_SPI_SINGLE_LANE
 
#define CFG_SPI_OPS   &max_spi_ops
 
#define CFG_SPI_EXTRA   &cfg_spi_extra
 
#define INTC_DEVICE_ID   0
 
#define IIO_UART_DEVICE_ID   0
 
#define IIO_UART_IRQ_ID   USB_IRQn
 
#define IIO_UART_ASYNC_RX   true
 
#define IIO_UART_BAUD_RATE   115200
 
#define IIO_UART_SIZE   NO_OS_UART_CS_8
 
#define IIO_UART_PARITY   NO_OS_UART_PAR_NO
 
#define IIO_UART_STOP_BIT   NO_OS_UART_STOP_1_BIT
 
#define IIO_UART_OPS   &max_usb_uart_ops
 
#define IIO_UART_EXTRA   &iio_uart_extra
 
#define SERIAL_LOG_DEVICE_ID   1
 
#define SERIAL_LOG_IRQ_ID   0
 
#define SERIAL_LOG_ASYNC_RX   false
 
#define SERIAL_LOG_BAUD_RATE   115200
 
#define SERIAL_LOG_SIZE   NO_OS_UART_CS_8
 
#define SERIAL_LOG_PARITY   NO_OS_UART_PAR_NO
 
#define SERIAL_LOG_STOP   NO_OS_UART_STOP_1_BIT
 
#define TIMER_IRQ_ID   0
 
#define TIMER_IRQ_OPS   &max_irq_ops
 
#define TIMER_IRQ_EXTRA   NULL
 

Variables

struct max_gpio_init_param max_gpio_extra
 
struct max_spi_init_param data_spi_extra
 
struct max_spi_init_param cfg_spi_extra
 
struct max_usb_uart_init_param iio_uart_extra
 

Detailed Description

Author
Niel Acuna (niel..nosp@m.acun.nosp@m.a@ana.nosp@m.log..nosp@m.com)
Marc Paolo Sosa (MarcP.nosp@m.aolo.nosp@m..Sosa.nosp@m.@ana.nosp@m.log.c.nosp@m.om)

Copyright 2025(c) Analog Devices, Inc.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  3. Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Macro Definition Documentation

◆ AFE_CTRL_EXTRA

#define AFE_CTRL_EXTRA   &max_gpio_extra

◆ AFE_CTRL_NUMBER

#define AFE_CTRL_NUMBER   10

◆ AFE_CTRL_OPS

#define AFE_CTRL_OPS   &max_gpio_ops

◆ AFE_CTRL_PORT

#define AFE_CTRL_PORT   0

◆ AFE_CTRL_PULL

#define AFE_CTRL_PULL   NO_OS_PULL_NONE

◆ CFG_SPI_BIT_ORDER

#define CFG_SPI_BIT_ORDER   NO_OS_SPI_BIT_ORDER_MSB_FIRST

◆ CFG_SPI_DEVICE_ID

#define CFG_SPI_DEVICE_ID   2

◆ CFG_SPI_EXTRA

#define CFG_SPI_EXTRA   &cfg_spi_extra

◆ CFG_SPI_LANES

#define CFG_SPI_LANES   NO_OS_SPI_SINGLE_LANE

◆ CFG_SPI_MODE

#define CFG_SPI_MODE   NO_OS_SPI_MODE_3

◆ CFG_SPI_OPS

#define CFG_SPI_OPS   &max_spi_ops

◆ CFG_SPI_SPEED

#define CFG_SPI_SPEED   10000000 /* 10 Mhz */

◆ CFG_SPI_SS

#define CFG_SPI_SS   0

◆ CFG_SWSS_EXTRA

#define CFG_SWSS_EXTRA   &max_gpio_extra

◆ CFG_SWSS_NUMBER

#define CFG_SWSS_NUMBER   20

◆ CFG_SWSS_OPS

#define CFG_SWSS_OPS   &max_gpio_ops

◆ CFG_SWSS_PORT

#define CFG_SWSS_PORT   0

◆ CFG_SWSS_PULL

#define CFG_SWSS_PULL   NO_OS_PULL_NONE

◆ DATA_SPI_BIT_ORDER

#define DATA_SPI_BIT_ORDER   NO_OS_SPI_BIT_ORDER_MSB_FIRST

◆ DATA_SPI_DEVICE_ID

#define DATA_SPI_DEVICE_ID   2

◆ DATA_SPI_EXTRA

#define DATA_SPI_EXTRA   &data_spi_extra

◆ DATA_SPI_LANES

#define DATA_SPI_LANES   NO_OS_SPI_SINGLE_LANE

◆ DATA_SPI_MODE

#define DATA_SPI_MODE   NO_OS_SPI_MODE_3

◆ DATA_SPI_OPS

#define DATA_SPI_OPS   &max_spi_ops

◆ DATA_SPI_SPEED

#define DATA_SPI_SPEED   10000000 /* 10 Mhz */

◆ DATA_SPI_SS

#define DATA_SPI_SS   0

◆ DATA_SWSS_EXTRA

#define DATA_SWSS_EXTRA   &max_gpio_extra

◆ DATA_SWSS_NUMBER

#define DATA_SWSS_NUMBER   21

◆ DATA_SWSS_OPS

#define DATA_SWSS_OPS   &max_gpio_ops

◆ DATA_SWSS_PORT

#define DATA_SWSS_PORT   0

◆ DATA_SWSS_PULL

#define DATA_SWSS_PULL   NO_OS_PULL_NONE

◆ GATE_CTRL_Q1_EXTRA

#define GATE_CTRL_Q1_EXTRA   &max_gpio_extra

◆ GATE_CTRL_Q1_NUMBER

#define GATE_CTRL_Q1_NUMBER   16

◆ GATE_CTRL_Q1_OPS

#define GATE_CTRL_Q1_OPS   &max_gpio_ops

◆ GATE_CTRL_Q1_PORT

#define GATE_CTRL_Q1_PORT   0

◆ GATE_CTRL_Q1_PULL

#define GATE_CTRL_Q1_PULL   NO_OS_PULL_NONE

◆ GATE_CTRL_Q2_EXTRA

#define GATE_CTRL_Q2_EXTRA   &max_gpio_extra

◆ GATE_CTRL_Q2_NUMBER

#define GATE_CTRL_Q2_NUMBER   17

◆ GATE_CTRL_Q2_OPS

#define GATE_CTRL_Q2_OPS   &max_gpio_ops

◆ GATE_CTRL_Q2_PORT

#define GATE_CTRL_Q2_PORT   0

◆ GATE_CTRL_Q2_PULL

#define GATE_CTRL_Q2_PULL   NO_OS_PULL_NONE

◆ GATE_CTRL_Q3_EXTRA

#define GATE_CTRL_Q3_EXTRA   &max_gpio_extra

◆ GATE_CTRL_Q3_NUMBER

#define GATE_CTRL_Q3_NUMBER   18

◆ GATE_CTRL_Q3_OPS

#define GATE_CTRL_Q3_OPS   &max_gpio_ops

◆ GATE_CTRL_Q3_PORT

#define GATE_CTRL_Q3_PORT   0

◆ GATE_CTRL_Q3_PULL

#define GATE_CTRL_Q3_PULL   NO_OS_PULL_NONE

◆ GATE_CTRL_Q4_EXTRA

#define GATE_CTRL_Q4_EXTRA   &max_gpio_extra

◆ GATE_CTRL_Q4_NUMBER

#define GATE_CTRL_Q4_NUMBER   19

◆ GATE_CTRL_Q4_OPS

#define GATE_CTRL_Q4_OPS   &max_gpio_ops

◆ GATE_CTRL_Q4_PORT

#define GATE_CTRL_Q4_PORT   0

◆ GATE_CTRL_Q4_PULL

#define GATE_CTRL_Q4_PULL   NO_OS_PULL_NONE

◆ GP3_EXTRA

#define GP3_EXTRA   &max_gpio_extra

◆ GP3_NUMBER

#define GP3_NUMBER   4

◆ GP3_OPS

#define GP3_OPS   &max_gpio_ops

◆ GP3_PORT

#define GP3_PORT   0

◆ GP3_PULL

#define GP3_PULL   NO_OS_PULL_NONE

◆ HEARTBEAT_TIMER_EXTRA

#define HEARTBEAT_TIMER_EXTRA   NULL

◆ HEARTBEAT_TIMER_FREQ

#define HEARTBEAT_TIMER_FREQ   1000000

◆ HEARTBEAT_TIMER_ID

#define HEARTBEAT_TIMER_ID   0

◆ HEARTBEAT_TIMER_OPS

#define HEARTBEAT_TIMER_OPS   &max_timer_ops

◆ HEARTBEAT_TIMER_TICKS_COUNT

#define HEARTBEAT_TIMER_TICKS_COUNT   16000

◆ IIO_UART_ASYNC_RX

#define IIO_UART_ASYNC_RX   true

◆ IIO_UART_BAUD_RATE

#define IIO_UART_BAUD_RATE   115200

◆ IIO_UART_DEVICE_ID

#define IIO_UART_DEVICE_ID   0

◆ IIO_UART_EXTRA

#define IIO_UART_EXTRA   &iio_uart_extra

◆ IIO_UART_IRQ_ID

#define IIO_UART_IRQ_ID   USB_IRQn

◆ IIO_UART_OPS

#define IIO_UART_OPS   &max_usb_uart_ops

◆ IIO_UART_PARITY

#define IIO_UART_PARITY   NO_OS_UART_PAR_NO

◆ IIO_UART_SIZE

#define IIO_UART_SIZE   NO_OS_UART_CS_8

◆ IIO_UART_STOP_BIT

#define IIO_UART_STOP_BIT   NO_OS_UART_STOP_1_BIT

◆ INTC_DEVICE_ID

#define INTC_DEVICE_ID   0

◆ LED_CTRL_EXTRA

#define LED_CTRL_EXTRA   &max_gpio_extra

◆ LED_CTRL_NUMBER

#define LED_CTRL_NUMBER   9

◆ LED_CTRL_OPS

#define LED_CTRL_OPS   &max_gpio_ops

◆ LED_CTRL_PORT

#define LED_CTRL_PORT   0

◆ LED_CTRL_PULL

#define LED_CTRL_PULL   NO_OS_PULL_NONE

◆ SERIAL_LOG_ASYNC_RX

#define SERIAL_LOG_ASYNC_RX   false

◆ SERIAL_LOG_BAUD_RATE

#define SERIAL_LOG_BAUD_RATE   115200

◆ SERIAL_LOG_DEVICE_ID

#define SERIAL_LOG_DEVICE_ID   1

◆ SERIAL_LOG_IRQ_ID

#define SERIAL_LOG_IRQ_ID   0

◆ SERIAL_LOG_PARITY

#define SERIAL_LOG_PARITY   NO_OS_UART_PAR_NO

◆ SERIAL_LOG_SIZE

#define SERIAL_LOG_SIZE   NO_OS_UART_CS_8

◆ SERIAL_LOG_STOP

#define SERIAL_LOG_STOP   NO_OS_UART_STOP_1_BIT

◆ TIMER_IRQ_EXTRA

#define TIMER_IRQ_EXTRA   NULL

◆ TIMER_IRQ_ID

#define TIMER_IRQ_ID   0

◆ TIMER_IRQ_OPS

#define TIMER_IRQ_OPS   &max_irq_ops

Variable Documentation

◆ cfg_spi_extra

struct max_spi_init_param cfg_spi_extra
extern

◆ data_spi_extra

struct max_spi_init_param data_spi_extra
extern

◆ iio_uart_extra

struct max_usb_uart_init_param iio_uart_extra
extern

◆ max_gpio_extra

struct max_gpio_init_param max_gpio_extra
extern