|
#define | MXC_R_UART_CTRL ((uint32_t)0x00000000UL) |
|
#define | MXC_R_UART_THRESH_CTRL ((uint32_t)0x00000004UL) |
|
#define | MXC_R_UART_STATUS ((uint32_t)0x00000008UL) |
|
#define | MXC_R_UART_INT_EN ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_UART_INT_FL ((uint32_t)0x00000010UL) |
|
#define | MXC_R_UART_BAUD0 ((uint32_t)0x00000014UL) |
|
#define | MXC_R_UART_BAUD1 ((uint32_t)0x00000018UL) |
|
#define | MXC_R_UART_FIFO ((uint32_t)0x0000001CUL) |
|
#define | MXC_R_UART_DMA ((uint32_t)0x00000020UL) |
|
#define | MXC_R_UART_TX_FIFO ((uint32_t)0x00000024UL) |
|
#define | MXC_F_UART_CTRL_ENABLE_POS 0 |
|
#define | MXC_F_UART_CTRL_ENABLE ((uint32_t)(0x1UL << MXC_F_UART_CTRL_ENABLE_POS)) |
|
#define | MXC_F_UART_CTRL_PARITY_EN_POS 1 |
|
#define | MXC_F_UART_CTRL_PARITY_EN ((uint32_t)(0x1UL << MXC_F_UART_CTRL_PARITY_EN_POS)) |
|
#define | MXC_F_UART_CTRL_PARITY_POS 2 |
|
#define | MXC_F_UART_CTRL_PARITY ((uint32_t)(0x3UL << MXC_F_UART_CTRL_PARITY_POS)) |
|
#define | MXC_V_UART_CTRL_PARITY_EVEN ((uint32_t)0x0UL) |
|
#define | MXC_S_UART_CTRL_PARITY_EVEN (MXC_V_UART_CTRL_PARITY_EVEN << MXC_F_UART_CTRL_PARITY_POS) |
|
#define | MXC_V_UART_CTRL_PARITY_ODD ((uint32_t)0x1UL) |
|
#define | MXC_S_UART_CTRL_PARITY_ODD (MXC_V_UART_CTRL_PARITY_ODD << MXC_F_UART_CTRL_PARITY_POS) |
|
#define | MXC_V_UART_CTRL_PARITY_MARK ((uint32_t)0x2UL) |
|
#define | MXC_S_UART_CTRL_PARITY_MARK (MXC_V_UART_CTRL_PARITY_MARK << MXC_F_UART_CTRL_PARITY_POS) |
|
#define | MXC_V_UART_CTRL_PARITY_SPACE ((uint32_t)0x3UL) |
|
#define | MXC_S_UART_CTRL_PARITY_SPACE (MXC_V_UART_CTRL_PARITY_SPACE << MXC_F_UART_CTRL_PARITY_POS) |
|
#define | MXC_F_UART_CTRL_PARMD_POS 4 |
|
#define | MXC_F_UART_CTRL_PARMD ((uint32_t)(0x1UL << MXC_F_UART_CTRL_PARMD_POS)) |
|
#define | MXC_F_UART_CTRL_TX_FLUSH_POS 5 |
|
#define | MXC_F_UART_CTRL_TX_FLUSH ((uint32_t)(0x1UL << MXC_F_UART_CTRL_TX_FLUSH_POS)) |
|
#define | MXC_F_UART_CTRL_RX_FLUSH_POS 6 |
|
#define | MXC_F_UART_CTRL_RX_FLUSH ((uint32_t)(0x1UL << MXC_F_UART_CTRL_RX_FLUSH_POS)) |
|
#define | MXC_F_UART_CTRL_BITACC_POS 7 |
|
#define | MXC_F_UART_CTRL_BITACC ((uint32_t)(0x1UL << MXC_F_UART_CTRL_BITACC_POS)) |
|
#define | MXC_F_UART_CTRL_CHAR_SIZE_POS 8 |
|
#define | MXC_F_UART_CTRL_CHAR_SIZE ((uint32_t)(0x3UL << MXC_F_UART_CTRL_CHAR_SIZE_POS)) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_5 ((uint32_t)0x0UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_5 (MXC_V_UART_CTRL_CHAR_SIZE_5 << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_6 ((uint32_t)0x1UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_6 (MXC_V_UART_CTRL_CHAR_SIZE_6 << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_7 ((uint32_t)0x2UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_7 (MXC_V_UART_CTRL_CHAR_SIZE_7 << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_V_UART_CTRL_CHAR_SIZE_8 ((uint32_t)0x3UL) |
|
#define | MXC_S_UART_CTRL_CHAR_SIZE_8 (MXC_V_UART_CTRL_CHAR_SIZE_8 << MXC_F_UART_CTRL_CHAR_SIZE_POS) |
|
#define | MXC_F_UART_CTRL_STOPBITS_POS 10 |
|
#define | MXC_F_UART_CTRL_STOPBITS ((uint32_t)(0x1UL << MXC_F_UART_CTRL_STOPBITS_POS)) |
|
#define | MXC_F_UART_CTRL_FLOW_CTRL_POS 11 |
|
#define | MXC_F_UART_CTRL_FLOW_CTRL ((uint32_t)(0x1UL << MXC_F_UART_CTRL_FLOW_CTRL_POS)) |
|
#define | MXC_F_UART_CTRL_FLOW_POL_POS 12 |
|
#define | MXC_F_UART_CTRL_FLOW_POL ((uint32_t)(0x1UL << MXC_F_UART_CTRL_FLOW_POL_POS)) |
|
#define | MXC_F_UART_CTRL_NULL_MODEM_POS 13 |
|
#define | MXC_F_UART_CTRL_NULL_MODEM ((uint32_t)(0x1UL << MXC_F_UART_CTRL_NULL_MODEM_POS)) |
|
#define | MXC_F_UART_CTRL_BREAK_POS 14 |
|
#define | MXC_F_UART_CTRL_BREAK ((uint32_t)(0x1UL << MXC_F_UART_CTRL_BREAK_POS)) |
|
#define | MXC_F_UART_CTRL_CLKSEL_POS 15 |
|
#define | MXC_F_UART_CTRL_CLKSEL ((uint32_t)(0x1UL << MXC_F_UART_CTRL_CLKSEL_POS)) |
|
#define | MXC_F_UART_CTRL_RX_TO_POS 16 |
|
#define | MXC_F_UART_CTRL_RX_TO ((uint32_t)(0xFFUL << MXC_F_UART_CTRL_RX_TO_POS)) |
|
#define | MXC_F_UART_THRESH_CTRL_RX_FIFO_THRESH_POS 0 |
|
#define | MXC_F_UART_THRESH_CTRL_RX_FIFO_THRESH ((uint32_t)(0x3FUL << MXC_F_UART_THRESH_CTRL_RX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_THRESH_CTRL_TX_FIFO_THRESH_POS 8 |
|
#define | MXC_F_UART_THRESH_CTRL_TX_FIFO_THRESH ((uint32_t)(0x3FUL << MXC_F_UART_THRESH_CTRL_TX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_THRESH_CTRL_RTS_FIFO_THRESH_POS 16 |
|
#define | MXC_F_UART_THRESH_CTRL_RTS_FIFO_THRESH ((uint32_t)(0x3FUL << MXC_F_UART_THRESH_CTRL_RTS_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_STATUS_TX_BUSY_POS 0 |
|
#define | MXC_F_UART_STATUS_TX_BUSY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_BUSY_POS)) |
|
#define | MXC_F_UART_STATUS_RX_BUSY_POS 1 |
|
#define | MXC_F_UART_STATUS_RX_BUSY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_BUSY_POS)) |
|
#define | MXC_F_UART_STATUS_PARITY_POS 2 |
|
#define | MXC_F_UART_STATUS_PARITY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_PARITY_POS)) |
|
#define | MXC_F_UART_STATUS_BREAK_POS 3 |
|
#define | MXC_F_UART_STATUS_BREAK ((uint32_t)(0x1UL << MXC_F_UART_STATUS_BREAK_POS)) |
|
#define | MXC_F_UART_STATUS_RX_EMPTY_POS 4 |
|
#define | MXC_F_UART_STATUS_RX_EMPTY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_EMPTY_POS)) |
|
#define | MXC_F_UART_STATUS_RX_FULL_POS 5 |
|
#define | MXC_F_UART_STATUS_RX_FULL ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_FULL_POS)) |
|
#define | MXC_F_UART_STATUS_TX_EMPTY_POS 6 |
|
#define | MXC_F_UART_STATUS_TX_EMPTY ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_EMPTY_POS)) |
|
#define | MXC_F_UART_STATUS_TX_FULL_POS 7 |
|
#define | MXC_F_UART_STATUS_TX_FULL ((uint32_t)(0x1UL << MXC_F_UART_STATUS_TX_FULL_POS)) |
|
#define | MXC_F_UART_STATUS_RX_NUM_POS 8 |
|
#define | MXC_F_UART_STATUS_RX_NUM ((uint32_t)(0x3FUL << MXC_F_UART_STATUS_RX_NUM_POS)) |
|
#define | MXC_F_UART_STATUS_TX_FIFO_CNT_POS 16 |
|
#define | MXC_F_UART_STATUS_TX_FIFO_CNT ((uint32_t)(0x3FUL << MXC_F_UART_STATUS_TX_FIFO_CNT_POS)) |
|
#define | MXC_F_UART_STATUS_RX_TO_POS 24 |
|
#define | MXC_F_UART_STATUS_RX_TO ((uint32_t)(0x1UL << MXC_F_UART_STATUS_RX_TO_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_FRAME_ERROR_POS 0 |
|
#define | MXC_F_UART_INT_EN_RX_FRAME_ERROR ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_FRAME_ERROR_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_PARITY_ERROR_POS 1 |
|
#define | MXC_F_UART_INT_EN_RX_PARITY_ERROR ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_PARITY_ERROR_POS)) |
|
#define | MXC_F_UART_INT_EN_CTS_CHANGE_POS 2 |
|
#define | MXC_F_UART_INT_EN_CTS_CHANGE ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_CTS_CHANGE_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_OVERRUN_POS 3 |
|
#define | MXC_F_UART_INT_EN_RX_OVERRUN ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_OVERRUN_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_FIFO_THRESH_POS 4 |
|
#define | MXC_F_UART_INT_EN_RX_FIFO_THRESH ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_INT_EN_TX_FIFO_ALMOST_EMPTY_POS 5 |
|
#define | MXC_F_UART_INT_EN_TX_FIFO_ALMOST_EMPTY ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_TX_FIFO_ALMOST_EMPTY_POS)) |
|
#define | MXC_F_UART_INT_EN_TX_FIFO_THRESH_POS 6 |
|
#define | MXC_F_UART_INT_EN_TX_FIFO_THRESH ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_TX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_INT_EN_BREAK_POS 7 |
|
#define | MXC_F_UART_INT_EN_BREAK ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_BREAK_POS)) |
|
#define | MXC_F_UART_INT_EN_RX_TIMEOUT_POS 8 |
|
#define | MXC_F_UART_INT_EN_RX_TIMEOUT ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_RX_TIMEOUT_POS)) |
|
#define | MXC_F_UART_INT_EN_LAST_BREAK_POS 9 |
|
#define | MXC_F_UART_INT_EN_LAST_BREAK ((uint32_t)(0x1UL << MXC_F_UART_INT_EN_LAST_BREAK_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_FRAME_ERROR_POS 0 |
|
#define | MXC_F_UART_INT_FL_RX_FRAME_ERROR ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_FRAME_ERROR_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_PARITY_ERROR_POS 1 |
|
#define | MXC_F_UART_INT_FL_RX_PARITY_ERROR ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_PARITY_ERROR_POS)) |
|
#define | MXC_F_UART_INT_FL_CTS_CHANGE_POS 2 |
|
#define | MXC_F_UART_INT_FL_CTS_CHANGE ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_CTS_CHANGE_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_OVERRUN_POS 3 |
|
#define | MXC_F_UART_INT_FL_RX_OVERRUN ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_OVERRUN_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_FIFO_THRESH_POS 4 |
|
#define | MXC_F_UART_INT_FL_RX_FIFO_THRESH ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_INT_FL_TX_FIFO_ALMOST_EMPTY_POS 5 |
|
#define | MXC_F_UART_INT_FL_TX_FIFO_ALMOST_EMPTY ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_FIFO_ALMOST_EMPTY_POS)) |
|
#define | MXC_F_UART_INT_FL_TX_FIFO_THRESH_POS 6 |
|
#define | MXC_F_UART_INT_FL_TX_FIFO_THRESH ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_FIFO_THRESH_POS)) |
|
#define | MXC_F_UART_INT_FL_BREAK_POS 7 |
|
#define | MXC_F_UART_INT_FL_BREAK ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_BREAK_POS)) |
|
#define | MXC_F_UART_INT_FL_RX_TIMEOUT_POS 8 |
|
#define | MXC_F_UART_INT_FL_RX_TIMEOUT ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_TIMEOUT_POS)) |
|
#define | MXC_F_UART_INT_FL_LAST_BREAK_POS 9 |
|
#define | MXC_F_UART_INT_FL_LAST_BREAK ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_LAST_BREAK_POS)) |
|
#define | MXC_F_UART_BAUD0_IBAUD_POS 0 |
|
#define | MXC_F_UART_BAUD0_IBAUD ((uint32_t)(0xFFFUL << MXC_F_UART_BAUD0_IBAUD_POS)) |
|
#define | MXC_F_UART_BAUD0_FACTOR_POS 16 |
|
#define | MXC_F_UART_BAUD0_FACTOR ((uint32_t)(0x3UL << MXC_F_UART_BAUD0_FACTOR_POS)) |
|
#define | MXC_V_UART_BAUD0_FACTOR_128 ((uint32_t)0x0UL) |
|
#define | MXC_S_UART_BAUD0_FACTOR_128 (MXC_V_UART_BAUD0_FACTOR_128 << MXC_F_UART_BAUD0_FACTOR_POS) |
|
#define | MXC_V_UART_BAUD0_FACTOR_64 ((uint32_t)0x1UL) |
|
#define | MXC_S_UART_BAUD0_FACTOR_64 (MXC_V_UART_BAUD0_FACTOR_64 << MXC_F_UART_BAUD0_FACTOR_POS) |
|
#define | MXC_V_UART_BAUD0_FACTOR_32 ((uint32_t)0x2UL) |
|
#define | MXC_S_UART_BAUD0_FACTOR_32 (MXC_V_UART_BAUD0_FACTOR_32 << MXC_F_UART_BAUD0_FACTOR_POS) |
|
#define | MXC_V_UART_BAUD0_FACTOR_16 ((uint32_t)0x3UL) |
|
#define | MXC_S_UART_BAUD0_FACTOR_16 (MXC_V_UART_BAUD0_FACTOR_16 << MXC_F_UART_BAUD0_FACTOR_POS) |
|
#define | MXC_F_UART_BAUD1_DBAUD_POS 0 |
|
#define | MXC_F_UART_BAUD1_DBAUD ((uint32_t)(0xFFFUL << MXC_F_UART_BAUD1_DBAUD_POS)) |
|
#define | MXC_F_UART_FIFO_FIFO_POS 0 |
|
#define | MXC_F_UART_FIFO_FIFO ((uint32_t)(0xFFUL << MXC_F_UART_FIFO_FIFO_POS)) |
|
#define | MXC_F_UART_DMA_TXDMA_EN_POS 0 |
|
#define | MXC_F_UART_DMA_TXDMA_EN ((uint32_t)(0x1UL << MXC_F_UART_DMA_TXDMA_EN_POS)) |
|
#define | MXC_F_UART_DMA_RXDMA_EN_POS 1 |
|
#define | MXC_F_UART_DMA_RXDMA_EN ((uint32_t)(0x1UL << MXC_F_UART_DMA_RXDMA_EN_POS)) |
|
#define | MXC_F_UART_DMA_RXDMA_START_POS 3 |
|
#define | MXC_F_UART_DMA_RXDMA_START ((uint32_t)(0x1UL << MXC_F_UART_DMA_RXDMA_START_POS)) |
|
#define | MXC_F_UART_DMA_RXDMA_AUTO_TO_POS 5 |
|
#define | MXC_F_UART_DMA_RXDMA_AUTO_TO ((uint32_t)(0x1UL << MXC_F_UART_DMA_RXDMA_AUTO_TO_POS)) |
|
#define | MXC_F_UART_DMA_TXDMA_LEVEL_POS 8 |
|
#define | MXC_F_UART_DMA_TXDMA_LEVEL ((uint32_t)(0x3FUL << MXC_F_UART_DMA_TXDMA_LEVEL_POS)) |
|
#define | MXC_F_UART_DMA_RXDMA_LEVEL_POS 16 |
|
#define | MXC_F_UART_DMA_RXDMA_LEVEL ((uint32_t)(0x3FUL << MXC_F_UART_DMA_RXDMA_LEVEL_POS)) |
|
#define | MXC_F_UART_TX_FIFO_DATA_POS 0 |
|
#define | MXC_F_UART_TX_FIFO_DATA ((uint32_t)(0x7FUL << MXC_F_UART_TX_FIFO_DATA_POS)) |
|