|
#define | MXC_R_USBHS_FADDR ((uint32_t)0x00000000UL) |
|
#define | MXC_R_USBHS_POWER ((uint32_t)0x00000001UL) |
|
#define | MXC_R_USBHS_INTRIN ((uint32_t)0x00000002UL) |
|
#define | MXC_R_USBHS_INTROUT ((uint32_t)0x00000004UL) |
|
#define | MXC_R_USBHS_INTRINEN ((uint32_t)0x00000006UL) |
|
#define | MXC_R_USBHS_INTROUTEN ((uint32_t)0x00000008UL) |
|
#define | MXC_R_USBHS_INTRUSB ((uint32_t)0x0000000AUL) |
|
#define | MXC_R_USBHS_INTRUSBEN ((uint32_t)0x0000000BUL) |
|
#define | MXC_R_USBHS_FRAME ((uint32_t)0x0000000CUL) |
|
#define | MXC_R_USBHS_INDEX ((uint32_t)0x0000000EUL) |
|
#define | MXC_R_USBHS_TESTMODE ((uint32_t)0x0000000FUL) |
|
#define | MXC_R_USBHS_INMAXP ((uint32_t)0x00000010UL) |
|
#define | MXC_R_USBHS_CSR0 ((uint32_t)0x00000012UL) |
|
#define | MXC_R_USBHS_INCSRL ((uint32_t)0x00000012UL) |
|
#define | MXC_R_USBHS_INCSRU ((uint32_t)0x00000013UL) |
|
#define | MXC_R_USBHS_OUTMAXP ((uint32_t)0x00000014UL) |
|
#define | MXC_R_USBHS_OUTCSRL ((uint32_t)0x00000016UL) |
|
#define | MXC_R_USBHS_OUTCSRU ((uint32_t)0x00000017UL) |
|
#define | MXC_R_USBHS_COUNT0 ((uint32_t)0x00000018UL) |
|
#define | MXC_R_USBHS_OUTCOUNT ((uint32_t)0x00000018UL) |
|
#define | MXC_R_USBHS_FIFO0 ((uint32_t)0x00000020UL) |
|
#define | MXC_R_USBHS_FIFO1 ((uint32_t)0x00000024UL) |
|
#define | MXC_R_USBHS_FIFO2 ((uint32_t)0x00000028UL) |
|
#define | MXC_R_USBHS_FIFO3 ((uint32_t)0x0000002CUL) |
|
#define | MXC_R_USBHS_FIFO4 ((uint32_t)0x00000030UL) |
|
#define | MXC_R_USBHS_FIFO5 ((uint32_t)0x00000034UL) |
|
#define | MXC_R_USBHS_FIFO6 ((uint32_t)0x00000038UL) |
|
#define | MXC_R_USBHS_FIFO7 ((uint32_t)0x0000003CUL) |
|
#define | MXC_R_USBHS_FIFO8 ((uint32_t)0x00000040UL) |
|
#define | MXC_R_USBHS_FIFO9 ((uint32_t)0x00000044UL) |
|
#define | MXC_R_USBHS_FIFO10 ((uint32_t)0x00000048UL) |
|
#define | MXC_R_USBHS_FIFO11 ((uint32_t)0x0000004CUL) |
|
#define | MXC_R_USBHS_FIFO12 ((uint32_t)0x00000050UL) |
|
#define | MXC_R_USBHS_FIFO13 ((uint32_t)0x00000054UL) |
|
#define | MXC_R_USBHS_FIFO14 ((uint32_t)0x00000058UL) |
|
#define | MXC_R_USBHS_FIFO15 ((uint32_t)0x0000005CUL) |
|
#define | MXC_R_USBHS_HWVERS ((uint32_t)0x0000006CUL) |
|
#define | MXC_R_USBHS_EPINFO ((uint32_t)0x00000078UL) |
|
#define | MXC_R_USBHS_RAMINFO ((uint32_t)0x00000079UL) |
|
#define | MXC_R_USBHS_SOFTRESET ((uint32_t)0x0000007AUL) |
|
#define | MXC_R_USBHS_CTUCH ((uint32_t)0x00000080UL) |
|
#define | MXC_R_USBHS_CTHSRTN ((uint32_t)0x00000082UL) |
|
#define | MXC_R_USBHS_MXM_USB_REG_00 ((uint32_t)0x00000400UL) |
|
#define | MXC_R_USBHS_M31_PHY_UTMI_RESET ((uint32_t)0x00000404UL) |
|
#define | MXC_R_USBHS_M31_PHY_UTMI_VCONTROL ((uint32_t)0x00000408UL) |
|
#define | MXC_R_USBHS_M31_PHY_CLK_EN ((uint32_t)0x0000040CUL) |
|
#define | MXC_R_USBHS_M31_PHY_PONRST ((uint32_t)0x00000410UL) |
|
#define | MXC_R_USBHS_M31_PHY_NONCRY_RSTB ((uint32_t)0x00000414UL) |
|
#define | MXC_R_USBHS_M31_PHY_NONCRY_EN ((uint32_t)0x00000418UL) |
|
#define | MXC_R_USBHS_M31_PHY_U2_COMPLIANCE_EN ((uint32_t)0x00000420UL) |
|
#define | MXC_R_USBHS_M31_PHY_U2_COMPLIANCE_DAC_ADJ ((uint32_t)0x00000424UL) |
|
#define | MXC_R_USBHS_M31_PHY_U2_COMPLIANCE_DAC_ADJ_EN ((uint32_t)0x00000428UL) |
|
#define | MXC_R_USBHS_M31_PHY_CLK_RDY ((uint32_t)0x0000042CUL) |
|
#define | MXC_R_USBHS_M31_PHY_PLL_EN ((uint32_t)0x00000430UL) |
|
#define | MXC_R_USBHS_M31_PHY_BIST_OK ((uint32_t)0x00000434UL) |
|
#define | MXC_R_USBHS_M31_PHY_DATA_OE ((uint32_t)0x00000438UL) |
|
#define | MXC_R_USBHS_M31_PHY_OSCOUTEN ((uint32_t)0x0000043CUL) |
|
#define | MXC_R_USBHS_M31_PHY_LPM_ALIVE ((uint32_t)0x00000440UL) |
|
#define | MXC_R_USBHS_M31_PHY_HS_BIST_MODE ((uint32_t)0x00000444UL) |
|
#define | MXC_R_USBHS_M31_PHY_CORECLKIN ((uint32_t)0x00000448UL) |
|
#define | MXC_R_USBHS_M31_PHY_XTLSEL ((uint32_t)0x0000044CUL) |
|
#define | MXC_R_USBHS_M31_PHY_LS_EN ((uint32_t)0x00000450UL) |
|
#define | MXC_R_USBHS_M31_PHY_DEBUG_SEL ((uint32_t)0x00000454UL) |
|
#define | MXC_R_USBHS_M31_PHY_DEBUG_OUT ((uint32_t)0x00000458UL) |
|
#define | MXC_R_USBHS_M31_PHY_OUTCLKSEL ((uint32_t)0x0000045CUL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_31_0 ((uint32_t)0x00000460UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_63_32 ((uint32_t)0x00000464UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_95_64 ((uint32_t)0x00000468UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_127_96 ((uint32_t)0x0000046CUL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_137_128 ((uint32_t)0x00000470UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_HS_COARSE_TUNE_NUM ((uint32_t)0x00000474UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_HS_FINE_TUNE_NUM ((uint32_t)0x00000478UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_FS_COARSE_TUNE_NUM ((uint32_t)0x0000047CUL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_FS_FINE_TUNE_NUM ((uint32_t)0x00000480UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_LOCK_RANGE_MAX ((uint32_t)0x00000484UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGI_LOCK_RANGE_MIN ((uint32_t)0x00000488UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_OB_RSEL ((uint32_t)0x0000048CUL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFG_OC_RSEL ((uint32_t)0x00000490UL) |
|
#define | MXC_R_USBHS_M31_PHY_XCFGO ((uint32_t)0x00000494UL) |
|
#define | MXC_R_USBHS_MXM_INT ((uint32_t)0x00000498UL) |
|
#define | MXC_R_USBHS_MXM_INT_EN ((uint32_t)0x0000049CUL) |
|
#define | MXC_R_USBHS_MXM_SUSPEND ((uint32_t)0x000004A0UL) |
|
#define | MXC_R_USBHS_MXM_REG_A4 ((uint32_t)0x000004A4UL) |
|
#define | MXC_F_USBHS_FADDR_ADDR_POS 0 |
|
#define | MXC_F_USBHS_FADDR_ADDR ((uint8_t)(0x7FUL << MXC_F_USBHS_FADDR_ADDR_POS)) |
|
#define | MXC_F_USBHS_FADDR_UPDATE_POS 7 |
|
#define | MXC_F_USBHS_FADDR_UPDATE ((uint8_t)(0x1UL << MXC_F_USBHS_FADDR_UPDATE_POS)) |
|
#define | MXC_F_USBHS_POWER_EN_SUSPENDM_POS 0 |
|
#define | MXC_F_USBHS_POWER_EN_SUSPENDM ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_EN_SUSPENDM_POS)) |
|
#define | MXC_F_USBHS_POWER_SUSPEND_POS 1 |
|
#define | MXC_F_USBHS_POWER_SUSPEND ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_SUSPEND_POS)) |
|
#define | MXC_F_USBHS_POWER_RESUME_POS 2 |
|
#define | MXC_F_USBHS_POWER_RESUME ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_RESUME_POS)) |
|
#define | MXC_F_USBHS_POWER_RESET_POS 3 |
|
#define | MXC_F_USBHS_POWER_RESET ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_RESET_POS)) |
|
#define | MXC_F_USBHS_POWER_HS_MODE_POS 4 |
|
#define | MXC_F_USBHS_POWER_HS_MODE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_HS_MODE_POS)) |
|
#define | MXC_F_USBHS_POWER_HS_ENABLE_POS 5 |
|
#define | MXC_F_USBHS_POWER_HS_ENABLE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_HS_ENABLE_POS)) |
|
#define | MXC_F_USBHS_POWER_SOFTCONN_POS 6 |
|
#define | MXC_F_USBHS_POWER_SOFTCONN ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_SOFTCONN_POS)) |
|
#define | MXC_F_USBHS_POWER_ISO_UPDATE_POS 7 |
|
#define | MXC_F_USBHS_POWER_ISO_UPDATE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_ISO_UPDATE_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP15_IN_INT_POS 15 |
|
#define | MXC_F_USBHS_INTRIN_EP15_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP15_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP14_IN_INT_POS 14 |
|
#define | MXC_F_USBHS_INTRIN_EP14_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP14_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP13_IN_INT_POS 13 |
|
#define | MXC_F_USBHS_INTRIN_EP13_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP13_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP12_IN_INT_POS 12 |
|
#define | MXC_F_USBHS_INTRIN_EP12_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP12_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP11_IN_INT_POS 11 |
|
#define | MXC_F_USBHS_INTRIN_EP11_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP11_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP10_IN_INT_POS 10 |
|
#define | MXC_F_USBHS_INTRIN_EP10_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP10_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP9_IN_INT_POS 9 |
|
#define | MXC_F_USBHS_INTRIN_EP9_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP9_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP8_IN_INT_POS 8 |
|
#define | MXC_F_USBHS_INTRIN_EP8_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP8_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP7_IN_INT_POS 7 |
|
#define | MXC_F_USBHS_INTRIN_EP7_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP7_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP6_IN_INT_POS 6 |
|
#define | MXC_F_USBHS_INTRIN_EP6_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP6_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP5_IN_INT_POS 5 |
|
#define | MXC_F_USBHS_INTRIN_EP5_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP5_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP4_IN_INT_POS 4 |
|
#define | MXC_F_USBHS_INTRIN_EP4_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP4_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP3_IN_INT_POS 3 |
|
#define | MXC_F_USBHS_INTRIN_EP3_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP3_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP2_IN_INT_POS 2 |
|
#define | MXC_F_USBHS_INTRIN_EP2_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP2_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP1_IN_INT_POS 1 |
|
#define | MXC_F_USBHS_INTRIN_EP1_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP1_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTRIN_EP0_IN_INT_POS 0 |
|
#define | MXC_F_USBHS_INTRIN_EP0_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP0_IN_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP15_OUT_INT_POS 15 |
|
#define | MXC_F_USBHS_INTROUT_EP15_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP15_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP14_OUT_INT_POS 14 |
|
#define | MXC_F_USBHS_INTROUT_EP14_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP14_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP13_OUT_INT_POS 13 |
|
#define | MXC_F_USBHS_INTROUT_EP13_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP13_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP12_OUT_INT_POS 12 |
|
#define | MXC_F_USBHS_INTROUT_EP12_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP12_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP11_OUT_INT_POS 11 |
|
#define | MXC_F_USBHS_INTROUT_EP11_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP11_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP10_OUT_INT_POS 10 |
|
#define | MXC_F_USBHS_INTROUT_EP10_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP10_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP9_OUT_INT_POS 9 |
|
#define | MXC_F_USBHS_INTROUT_EP9_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP9_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP8_OUT_INT_POS 8 |
|
#define | MXC_F_USBHS_INTROUT_EP8_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP8_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP7_OUT_INT_POS 7 |
|
#define | MXC_F_USBHS_INTROUT_EP7_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP7_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP6_OUT_INT_POS 6 |
|
#define | MXC_F_USBHS_INTROUT_EP6_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP6_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP5_OUT_INT_POS 5 |
|
#define | MXC_F_USBHS_INTROUT_EP5_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP5_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP4_OUT_INT_POS 4 |
|
#define | MXC_F_USBHS_INTROUT_EP4_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP4_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP3_OUT_INT_POS 3 |
|
#define | MXC_F_USBHS_INTROUT_EP3_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP3_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP2_OUT_INT_POS 2 |
|
#define | MXC_F_USBHS_INTROUT_EP2_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP2_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTROUT_EP1_OUT_INT_POS 1 |
|
#define | MXC_F_USBHS_INTROUT_EP1_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP1_OUT_INT_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN_POS 15 |
|
#define | MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN_POS 14 |
|
#define | MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN_POS 13 |
|
#define | MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN_POS 12 |
|
#define | MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN_POS 11 |
|
#define | MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN_POS 10 |
|
#define | MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN_POS 9 |
|
#define | MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN_POS 8 |
|
#define | MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN_POS 7 |
|
#define | MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN_POS 6 |
|
#define | MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN_POS 5 |
|
#define | MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN_POS 4 |
|
#define | MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN_POS 3 |
|
#define | MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN_POS 2 |
|
#define | MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN_POS 1 |
|
#define | MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRINEN_EP0_INT_EN_POS 0 |
|
#define | MXC_F_USBHS_INTRINEN_EP0_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP0_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN_POS 15 |
|
#define | MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN_POS 14 |
|
#define | MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN_POS 13 |
|
#define | MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN_POS 12 |
|
#define | MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN_POS 11 |
|
#define | MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN_POS 10 |
|
#define | MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN_POS 9 |
|
#define | MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN_POS 8 |
|
#define | MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN_POS 7 |
|
#define | MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN_POS 6 |
|
#define | MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN_POS 5 |
|
#define | MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN_POS 4 |
|
#define | MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN_POS 3 |
|
#define | MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN_POS 2 |
|
#define | MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN_POS 1 |
|
#define | MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRUSB_SOF_INT_POS 3 |
|
#define | MXC_F_USBHS_INTRUSB_SOF_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_SOF_INT_POS)) |
|
#define | MXC_F_USBHS_INTRUSB_RESET_INT_POS 2 |
|
#define | MXC_F_USBHS_INTRUSB_RESET_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_RESET_INT_POS)) |
|
#define | MXC_F_USBHS_INTRUSB_RESUME_INT_POS 1 |
|
#define | MXC_F_USBHS_INTRUSB_RESUME_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_RESUME_INT_POS)) |
|
#define | MXC_F_USBHS_INTRUSB_SUSPEND_INT_POS 0 |
|
#define | MXC_F_USBHS_INTRUSB_SUSPEND_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_SUSPEND_INT_POS)) |
|
#define | MXC_F_USBHS_INTRUSBEN_SOF_INT_EN_POS 3 |
|
#define | MXC_F_USBHS_INTRUSBEN_SOF_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_SOF_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRUSBEN_RESET_INT_EN_POS 2 |
|
#define | MXC_F_USBHS_INTRUSBEN_RESET_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_RESET_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN_POS 1 |
|
#define | MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN_POS)) |
|
#define | MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN_POS 0 |
|
#define | MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN_POS)) |
|
#define | MXC_F_USBHS_FRAME_FRAMENUM_POS 0 |
|
#define | MXC_F_USBHS_FRAME_FRAMENUM ((uint16_t)(0x7FFUL << MXC_F_USBHS_FRAME_FRAMENUM_POS)) |
|
#define | MXC_F_USBHS_INDEX_INDEX_POS 0 |
|
#define | MXC_F_USBHS_INDEX_INDEX ((uint8_t)(0xFUL << MXC_F_USBHS_INDEX_INDEX_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_FORCE_FS_POS 5 |
|
#define | MXC_F_USBHS_TESTMODE_FORCE_FS ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_FORCE_FS_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_FORCE_HS_POS 4 |
|
#define | MXC_F_USBHS_TESTMODE_FORCE_HS ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_FORCE_HS_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_TEST_PKT_POS 3 |
|
#define | MXC_F_USBHS_TESTMODE_TEST_PKT ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_PKT_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_TEST_K_POS 2 |
|
#define | MXC_F_USBHS_TESTMODE_TEST_K ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_K_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_TEST_J_POS 1 |
|
#define | MXC_F_USBHS_TESTMODE_TEST_J ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_J_POS)) |
|
#define | MXC_F_USBHS_TESTMODE_TEST_SE0_NAK_POS 0 |
|
#define | MXC_F_USBHS_TESTMODE_TEST_SE0_NAK ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_SE0_NAK_POS)) |
|
#define | MXC_F_USBHS_INMAXP_MAXPACKETSIZE_POS 0 |
|
#define | MXC_F_USBHS_INMAXP_MAXPACKETSIZE ((uint16_t)(0x7FFUL << MXC_F_USBHS_INMAXP_MAXPACKETSIZE_POS)) |
|
#define | MXC_F_USBHS_INMAXP_NUMPACKMINUS1_POS 11 |
|
#define | MXC_F_USBHS_INMAXP_NUMPACKMINUS1 ((uint16_t)(0x1FUL << MXC_F_USBHS_INMAXP_NUMPACKMINUS1_POS)) |
|
#define | MXC_F_USBHS_CSR0_SERV_SETUP_END_POS 7 |
|
#define | MXC_F_USBHS_CSR0_SERV_SETUP_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SERV_SETUP_END_POS)) |
|
#define | MXC_F_USBHS_CSR0_SERV_OUTPKTRDY_POS 6 |
|
#define | MXC_F_USBHS_CSR0_SERV_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SERV_OUTPKTRDY_POS)) |
|
#define | MXC_F_USBHS_CSR0_SEND_STALL_POS 5 |
|
#define | MXC_F_USBHS_CSR0_SEND_STALL ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SEND_STALL_POS)) |
|
#define | MXC_F_USBHS_CSR0_SETUP_END_POS 4 |
|
#define | MXC_F_USBHS_CSR0_SETUP_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SETUP_END_POS)) |
|
#define | MXC_F_USBHS_CSR0_DATA_END_POS 3 |
|
#define | MXC_F_USBHS_CSR0_DATA_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_DATA_END_POS)) |
|
#define | MXC_F_USBHS_CSR0_SENT_STALL_POS 2 |
|
#define | MXC_F_USBHS_CSR0_SENT_STALL ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SENT_STALL_POS)) |
|
#define | MXC_F_USBHS_CSR0_INPKTRDY_POS 1 |
|
#define | MXC_F_USBHS_CSR0_INPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_INPKTRDY_POS)) |
|
#define | MXC_F_USBHS_CSR0_OUTPKTRDY_POS 0 |
|
#define | MXC_F_USBHS_CSR0_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_OUTPKTRDY_POS)) |
|
#define | MXC_F_USBHS_INCSRL_INCOMPTX_POS 7 |
|
#define | MXC_F_USBHS_INCSRL_INCOMPTX ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_INCOMPTX_POS)) |
|
#define | MXC_F_USBHS_INCSRL_CLRDATATOG_POS 6 |
|
#define | MXC_F_USBHS_INCSRL_CLRDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_CLRDATATOG_POS)) |
|
#define | MXC_F_USBHS_INCSRL_SENTSTALL_POS 5 |
|
#define | MXC_F_USBHS_INCSRL_SENTSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_SENTSTALL_POS)) |
|
#define | MXC_F_USBHS_INCSRL_SENDSTALL_POS 4 |
|
#define | MXC_F_USBHS_INCSRL_SENDSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_SENDSTALL_POS)) |
|
#define | MXC_F_USBHS_INCSRL_FLUSHFIFO_POS 3 |
|
#define | MXC_F_USBHS_INCSRL_FLUSHFIFO ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_FLUSHFIFO_POS)) |
|
#define | MXC_F_USBHS_INCSRL_UNDERRUN_POS 2 |
|
#define | MXC_F_USBHS_INCSRL_UNDERRUN ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_UNDERRUN_POS)) |
|
#define | MXC_F_USBHS_INCSRL_FIFONOTEMPTY_POS 1 |
|
#define | MXC_F_USBHS_INCSRL_FIFONOTEMPTY ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_FIFONOTEMPTY_POS)) |
|
#define | MXC_F_USBHS_INCSRL_INPKTRDY_POS 0 |
|
#define | MXC_F_USBHS_INCSRL_INPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_INPKTRDY_POS)) |
|
#define | MXC_F_USBHS_INCSRU_AUTOSET_POS 7 |
|
#define | MXC_F_USBHS_INCSRU_AUTOSET ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_AUTOSET_POS)) |
|
#define | MXC_F_USBHS_INCSRU_ISO_POS 6 |
|
#define | MXC_F_USBHS_INCSRU_ISO ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_ISO_POS)) |
|
#define | MXC_F_USBHS_INCSRU_MODE_POS 5 |
|
#define | MXC_F_USBHS_INCSRU_MODE ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_MODE_POS)) |
|
#define | MXC_F_USBHS_INCSRU_FRCDATATOG_POS 3 |
|
#define | MXC_F_USBHS_INCSRU_FRCDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_FRCDATATOG_POS)) |
|
#define | MXC_F_USBHS_INCSRU_DPKTBUFDIS_POS 1 |
|
#define | MXC_F_USBHS_INCSRU_DPKTBUFDIS ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_DPKTBUFDIS_POS)) |
|
#define | MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1_POS 11 |
|
#define | MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1 ((uint16_t)(0x1FUL << MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1_POS)) |
|
#define | MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE_POS 0 |
|
#define | MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE ((uint16_t)(0x7FFUL << MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_CLRDATATOG_POS 7 |
|
#define | MXC_F_USBHS_OUTCSRL_CLRDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_CLRDATATOG_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_SENTSTALL_POS 6 |
|
#define | MXC_F_USBHS_OUTCSRL_SENTSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_SENTSTALL_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_SENDSTALL_POS 5 |
|
#define | MXC_F_USBHS_OUTCSRL_SENDSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_SENDSTALL_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_FLUSHFIFO_POS 4 |
|
#define | MXC_F_USBHS_OUTCSRL_FLUSHFIFO ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_FLUSHFIFO_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_DATAERROR_POS 3 |
|
#define | MXC_F_USBHS_OUTCSRL_DATAERROR ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_DATAERROR_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_OVERRUN_POS 2 |
|
#define | MXC_F_USBHS_OUTCSRL_OVERRUN ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_OVERRUN_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_FIFOFULL_POS 1 |
|
#define | MXC_F_USBHS_OUTCSRL_FIFOFULL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_FIFOFULL_POS)) |
|
#define | MXC_F_USBHS_OUTCSRL_OUTPKTRDY_POS 0 |
|
#define | MXC_F_USBHS_OUTCSRL_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_OUTPKTRDY_POS)) |
|
#define | MXC_F_USBHS_OUTCSRU_AUTOCLEAR_POS 7 |
|
#define | MXC_F_USBHS_OUTCSRU_AUTOCLEAR ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_AUTOCLEAR_POS)) |
|
#define | MXC_F_USBHS_OUTCSRU_ISO_POS 6 |
|
#define | MXC_F_USBHS_OUTCSRU_ISO ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_ISO_POS)) |
|
#define | MXC_F_USBHS_OUTCSRU_DISNYET_POS 4 |
|
#define | MXC_F_USBHS_OUTCSRU_DISNYET ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DISNYET_POS)) |
|
#define | MXC_F_USBHS_OUTCSRU_DPKTBUFDIS_POS 1 |
|
#define | MXC_F_USBHS_OUTCSRU_DPKTBUFDIS ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DPKTBUFDIS_POS)) |
|
#define | MXC_F_USBHS_OUTCSRU_INCOMPRX_POS 0 |
|
#define | MXC_F_USBHS_OUTCSRU_INCOMPRX ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_INCOMPRX_POS)) |
|
#define | MXC_F_USBHS_COUNT0_COUNT0_POS 0 |
|
#define | MXC_F_USBHS_COUNT0_COUNT0 ((uint16_t)(0x7FUL << MXC_F_USBHS_COUNT0_COUNT0_POS)) |
|
#define | MXC_F_USBHS_OUTCOUNT_OUTCOUNT_POS 0 |
|
#define | MXC_F_USBHS_OUTCOUNT_OUTCOUNT ((uint16_t)(0x1FFFUL << MXC_F_USBHS_OUTCOUNT_OUTCOUNT_POS)) |
|
#define | MXC_F_USBHS_FIFO0_USBHS_FIFO0_POS 0 |
|
#define | MXC_F_USBHS_FIFO0_USBHS_FIFO0 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO0_USBHS_FIFO0_POS)) |
|
#define | MXC_F_USBHS_FIFO1_USBHS_FIFO1_POS 0 |
|
#define | MXC_F_USBHS_FIFO1_USBHS_FIFO1 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO1_USBHS_FIFO1_POS)) |
|
#define | MXC_F_USBHS_FIFO2_USBHS_FIFO2_POS 0 |
|
#define | MXC_F_USBHS_FIFO2_USBHS_FIFO2 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO2_USBHS_FIFO2_POS)) |
|
#define | MXC_F_USBHS_FIFO3_USBHS_FIFO3_POS 0 |
|
#define | MXC_F_USBHS_FIFO3_USBHS_FIFO3 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO3_USBHS_FIFO3_POS)) |
|
#define | MXC_F_USBHS_FIFO4_USBHS_FIFO4_POS 0 |
|
#define | MXC_F_USBHS_FIFO4_USBHS_FIFO4 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO4_USBHS_FIFO4_POS)) |
|
#define | MXC_F_USBHS_FIFO5_USBHS_FIFO5_POS 0 |
|
#define | MXC_F_USBHS_FIFO5_USBHS_FIFO5 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO5_USBHS_FIFO5_POS)) |
|
#define | MXC_F_USBHS_FIFO6_USBHS_FIFO6_POS 0 |
|
#define | MXC_F_USBHS_FIFO6_USBHS_FIFO6 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO6_USBHS_FIFO6_POS)) |
|
#define | MXC_F_USBHS_FIFO7_USBHS_FIFO7_POS 0 |
|
#define | MXC_F_USBHS_FIFO7_USBHS_FIFO7 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO7_USBHS_FIFO7_POS)) |
|
#define | MXC_F_USBHS_FIFO8_USBHS_FIFO8_POS 0 |
|
#define | MXC_F_USBHS_FIFO8_USBHS_FIFO8 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO8_USBHS_FIFO8_POS)) |
|
#define | MXC_F_USBHS_FIFO9_USBHS_FIFO9_POS 0 |
|
#define | MXC_F_USBHS_FIFO9_USBHS_FIFO9 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO9_USBHS_FIFO9_POS)) |
|
#define | MXC_F_USBHS_FIFO10_USBHS_FIFO10_POS 0 |
|
#define | MXC_F_USBHS_FIFO10_USBHS_FIFO10 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO10_USBHS_FIFO10_POS)) |
|
#define | MXC_F_USBHS_FIFO11_USBHS_FIFO11_POS 0 |
|
#define | MXC_F_USBHS_FIFO11_USBHS_FIFO11 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO11_USBHS_FIFO11_POS)) |
|
#define | MXC_F_USBHS_FIFO12_USBHS_FIFO12_POS 0 |
|
#define | MXC_F_USBHS_FIFO12_USBHS_FIFO12 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO12_USBHS_FIFO12_POS)) |
|
#define | MXC_F_USBHS_FIFO13_USBHS_FIFO13_POS 0 |
|
#define | MXC_F_USBHS_FIFO13_USBHS_FIFO13 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO13_USBHS_FIFO13_POS)) |
|
#define | MXC_F_USBHS_FIFO14_USBHS_FIFO14_POS 0 |
|
#define | MXC_F_USBHS_FIFO14_USBHS_FIFO14 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO14_USBHS_FIFO14_POS)) |
|
#define | MXC_F_USBHS_FIFO15_USBHS_FIFO15_POS 0 |
|
#define | MXC_F_USBHS_FIFO15_USBHS_FIFO15 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO15_USBHS_FIFO15_POS)) |
|
#define | MXC_F_USBHS_HWVERS_USBHS_HWVERS_POS 0 |
|
#define | MXC_F_USBHS_HWVERS_USBHS_HWVERS ((uint16_t)(0xFFFFUL << MXC_F_USBHS_HWVERS_USBHS_HWVERS_POS)) |
|
#define | MXC_F_USBHS_EPINFO_OUTENDPOINTS_POS 4 |
|
#define | MXC_F_USBHS_EPINFO_OUTENDPOINTS ((uint8_t)(0xFUL << MXC_F_USBHS_EPINFO_OUTENDPOINTS_POS)) |
|
#define | MXC_F_USBHS_EPINFO_INTENDPOINTS_POS 0 |
|
#define | MXC_F_USBHS_EPINFO_INTENDPOINTS ((uint8_t)(0xFUL << MXC_F_USBHS_EPINFO_INTENDPOINTS_POS)) |
|
#define | MXC_F_USBHS_RAMINFO_RAMBITS_POS 0 |
|
#define | MXC_F_USBHS_RAMINFO_RAMBITS ((uint8_t)(0xFUL << MXC_F_USBHS_RAMINFO_RAMBITS_POS)) |
|
#define | MXC_F_USBHS_SOFTRESET_RSTXS_POS 1 |
|
#define | MXC_F_USBHS_SOFTRESET_RSTXS ((uint8_t)(0x1UL << MXC_F_USBHS_SOFTRESET_RSTXS_POS)) |
|
#define | MXC_F_USBHS_SOFTRESET_RSTS_POS 0 |
|
#define | MXC_F_USBHS_SOFTRESET_RSTS ((uint8_t)(0x1UL << MXC_F_USBHS_SOFTRESET_RSTS_POS)) |
|
#define | MXC_F_USBHS_CTUCH_C_T_UCH_POS 0 |
|
#define | MXC_F_USBHS_CTUCH_C_T_UCH ((uint16_t)(0xFFFFUL << MXC_F_USBHS_CTUCH_C_T_UCH_POS)) |
|
#define | MXC_F_USBHS_CTHSRTN_C_T_HSTRN_POS 0 |
|
#define | MXC_F_USBHS_CTHSRTN_C_T_HSTRN ((uint16_t)(0xFFFFUL << MXC_F_USBHS_CTHSRTN_C_T_HSTRN_POS)) |
|
#define | MXC_F_USBHS_MXM_INT_VBUS_POS 0 |
|
#define | MXC_F_USBHS_MXM_INT_VBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_VBUS_POS)) |
|
#define | MXC_F_USBHS_MXM_INT_NOVBUS_POS 1 |
|
#define | MXC_F_USBHS_MXM_INT_NOVBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_NOVBUS_POS)) |
|
#define | MXC_F_USBHS_MXM_INT_EN_VBUS_POS 0 |
|
#define | MXC_F_USBHS_MXM_INT_EN_VBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_EN_VBUS_POS)) |
|
#define | MXC_F_USBHS_MXM_INT_EN_NOVBUS_POS 1 |
|
#define | MXC_F_USBHS_MXM_INT_EN_NOVBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_EN_NOVBUS_POS)) |
|
#define | MXC_F_USBHS_MXM_SUSPEND_SEL_POS 0 |
|
#define | MXC_F_USBHS_MXM_SUSPEND_SEL ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_SUSPEND_SEL_POS)) |
|
#define | MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A_POS 0 |
|
#define | MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A_POS)) |
|