![]() |
MAX32650 Peripheral Driver API
Peripheral Driver API for the MAX32650
|
Modules | |
Register Offsets | |
GCR_SCON | |
GCR_RST0 | |
GCR_CLK_CTRL | |
GCR_PMR | |
GCR_PCLK_DIV | |
GCR_PCLK_DIS0 | |
GCR_MEM_CLK | |
GCR_MEM_ZERO | |
GCR_SYS_STAT | |
GCR_RST1 | |
GCR_PCLK_DIS1 | |
GCR_EVENT_EN | |
GCR_REV | |
GCR_SYS_STAT_IE | |
Files | |
file | gcr_regs.h |
Data Structures | |
struct | mxc_gcr_regs_t |
Registers, Bit Masks and Bit Positions for the GCR Peripheral Module.
Global Control Registers.
struct mxc_gcr_regs_t |
Structure type to access the GCR Registers.
Data Fields | |
__IO uint32_t | scon |
__IO uint32_t | rst0 |
__IO uint32_t | clk_ctrl |
__IO uint32_t | pmr |
__IO uint32_t | pclk_div |
__IO uint32_t | pclk_dis0 |
__IO uint32_t | mem_clk |
__IO uint32_t | mem_zero |
__IO uint32_t | sys_stat |
__IO uint32_t | rst1 |
__IO uint32_t | pclk_dis1 |
__IO uint32_t | event_en |
__I uint32_t | rev |
__IO uint32_t | sys_stat_ie |
__IO uint32_t clk_ctrl |
0x08:
GCR CLK_CTRL Register
__IO uint32_t event_en |
0x4C:
GCR EVENT_EN Register
__IO uint32_t mem_clk |
0x28:
GCR MEM_CLK Register
__IO uint32_t mem_zero |
0x2C:
GCR MEM_ZERO Register
__IO uint32_t pclk_dis0 |
0x24:
GCR PCLK_DIS0 Register
__IO uint32_t pclk_dis1 |
0x48:
GCR PCLK_DIS1 Register
__IO uint32_t pclk_div |
0x18:
GCR PCLK_DIV Register
__IO uint32_t pmr |
0x0C:
GCR PMR Register
__I uint32_t rev |
0x50:
GCR REV Register
__IO uint32_t rst0 |
0x04:
GCR RST0 Register
__IO uint32_t rst1 |
0x44:
GCR RST1 Register
__IO uint32_t scon |
0x00:
GCR SCON Register
__IO uint32_t sys_stat |
0x40:
GCR SYS_STAT Register
__IO uint32_t sys_stat_ie |
0x54:
GCR SYS_STAT_IE Register