pyadi-jif
pyadi-jif
  • Supported Parts
    • Data Converters
    • Clock Chips
    • PLLs
pyadi-jif

User Guide & Workflows

  • Installing PyADI-JIF
  • JIF Tools Quick Start Guide
  • JIF Tools Explorer
  • Usage Flows

AI & Automation

  • Local agent CLI
  • pyadi-jif MCP Server

Advanced Use Cases

  • Constraints and Optimization
  • Finding Extreme Lane and Sample Rates
  • Export solved configurations to pyadi-dt
  • Drawings

Hardware Models & Parameters

  • Data converters
  • Using externally generated converter profiles
  • Clocking
    • Clock Chip Settings
    • PLL Settings
    • External SYSREF Usage
    • ADF4030 Clock-Distribution Architectures
  • FPGAs
    • FPGA Configuration
    • FPGA Clocking
  • Supported Parts
  • JESD204 Definitions

Developer & API Reference

  • Reference APIs
    • Converter Reference
    • Clock Chip Reference
    • PLLs Reference
    • FPGA Reference
    • JESD204 Reference
    • Architecture Tools Reference
  • Developer documentation

    Supported Parts

    Data Converters

    • AD9081

    • AD9082

    • AD9084

    • AD9088

    • AD9144

    • AD9152

    • AD9680

    • AD9371

    • ADRV9009

    Clock Chips

    • AD9523-1

    • AD9528

    • AD9545

    • HMC7044

    • LTC6952

    • LTC6953

    PLLs

    • ADF4030

    • ADF4371

    • ADF4382

      FPGA Clocking JESD204 Definitions
    ©2020-2026, Analog Devices Inc. | Made with Sphinx & Doctools