Docs
HDL
Evaluation Boards
University Program
HDL
no-OS
Hardware Python Interfaces
Precision Converters Firmware
Doctools
Precision Toolbox
On this page
AMD Xilinx Specific IPs
Contents
HDL
All content
Content on this topic
Evaluation Boards
University Program
HDL
no-OS
Hardware Python Interfaces
Precision Converters Firmware
Doctools
Precision Toolbox
User Guide
Introduction
Git repository
Releases
Build an HDL project
HDL architecture
IP cores
Creating a new IP
Use ADI IPs into your own project
Microprocessor interface
Generic AXI ADC
Generic AXI DAC
Porting reference designs
Customize HDL projects
HDL coding guideline
Documentation guidelines
Third party forks
IP Cores
AXI AD3552R
AXI AD7606x
AXI AD7768
AXI AD777x
AXI AD9265
AXI AD9467
AXI AD9671
AXI AD9783
AXI ADAQ8092
AXI_ADXCVR
AXI DMAC
AXI PWM Generator
I3C Controller
Host Interface
Core Module
Interface
JESD204 Interface Framework
JESD204B/C Link Transmit Peripheral
JESD204B/C Link Receive Peripheral
ADC JESD204B/C Transport Peripheral
DAC JESD204B/C Transport Peripheral
SPI Engine
Execution Module
AXI Module
Offload Module
Interconnect Module
Control Interface
Offload Control Interface
SPI Bus Interface
Instruction Set Specification
Pipeline Delays
Tutorial - PulSAR ADC
AMD Xilinx Specific IPs
UTIL_ADXCVR
Util MII to RMII
Projects
AD4134-FMC
AD4630-FMC/AD4030-FMC/ADAQ4224-FMC
AD469X-FMC
AD5766-SDZ
AD7134-FMC
AD719X-ASDZ
AD738X-FMC
AD7606X-FMC
AD7616-SDZ
AD7768-EVB
AD9081-FMCA-EBZ/AD9082-FMCA-EBZ
AD9434-FMC
AD9783-EBZ
ADAQ7980-SDZ
CN0363
CN0540
CN0561
PULSAR-ADC
PULSAR-LVDS
AMD Xilinx Specific IPs
#
Contents
#
UTIL_ADXCVR
Features
Block Diagram
Configuration Parameters
Interface
Design Guidelines
Physical constraints considerations
Software Guidelines
References
More Information
SPI Engine Tutorial - PulSAR-ADC
UTIL_ADXCVR core for AMD Xilinx devices